EasyManua.ls Logo

Clevo ITAUTEC W244HUQ Series - Page 57

Clevo ITAUTEC W244HUQ Series
98 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Schematic Diagrams
CPU 1/7 (DMI, PEG, FDI) B - 3
B.Schematic Diagrams
CPU 1/7 (DMI, PEG, FDI)
Sheet 2 of 43
CPU 1/7
(DMI, PEG, FDI)
DP_TXP3[11]
11 / 03
DP_TXN_3
DP_TXP0[11]
C324 *0.1u_10V_X7R _04
DP_TXP1[11]
DP_TXP_3
DP_TXN1[11]
DP_TXN0[11]
DP_TXP_1
DP_TXP_0
C329 *0.1u_10V_X7R _04
C330 *0.1u_10V_X7R _04
DP_AUX_N
DP_AUX_P
DP_TXP_2C327 *0.1u_10V_X7R _04
DP_TXP2[11]
DP_TXN_2
DP_AU XN[11]
DP_AU XP[1 1]
DP_TXN_0
C328 *0.1u_10V_X7R _04 DP_TXN_1
C331 *0.1u_10V_X7R _04
DP_TXN2[11]
C325 *0.1u_10V_X7R _04
C326 *0.1u_10V_X7R _04
PCI EXPRESS* - GRAPHICS
DMI
Intel(R) FDI
eDP
U34A
P Z 98 8 2 7- 36 4 B - 0 1 F
DMI_RX#[0]
B27
DMI_RX#[1]
B25
DMI_RX#[2]
A25
DMI_RX#[3]
B24
D MI_ RX[0 ]
B28
D MI_ RX[1 ]
B26
D MI_ RX[2 ]
A24
D MI_ RX[3 ]
B23
DMI_TX#[0]
G2 1
DMI_TX#[1]
E22
DMI_TX#[2]
F21
DMI_TX#[3]
D21
DMI_TX[0]
G2 2
DMI_TX[1]
D22
DMI_TX[3]
C21
DMI_TX[2]
F20
FD I0_TX# [0 ]
A21
FD I0_TX# [1 ]
H19
FD I0_TX# [2 ]
E19
FD I0_TX# [3 ]
F18
FD I1_TX# [0 ]
B21
FD I1_TX# [1 ]
C20
FD I1_TX# [2 ]
D18
FD I1_TX# [3 ]
E17
FD I0_TX[0]
A22
FD I0_TX[1]
G1 9
FD I0_TX[2]
E20
FD I0_TX[3]
G1 8
FD I1_TX[0]
B20
FD I1_TX[1]
C19
FD I1_TX[2]
D19
FD I1_TX[3]
F17
FD I0_FS YN C
J18
FD I1_FS YN C
J17
FD I_INT
H20
FD I0_LSY NC
J19
FD I1_LSY NC
H17
PEG_ IC OM PI
J22
PE G_ICO MPO
J21
PEG_RCOMPO
H22
P EG_RX#[0]
K33
P EG_RX#[1]
M35
P EG_RX#[2]
L34
P EG_RX#[3]
J35
P EG_RX#[4]
J32
P EG_RX#[5]
H34
P EG_RX#[6]
H31
P EG_RX#[7]
G33
P EG_RX#[8]
G30
P EG_RX#[9]
F35
PEG_ R X#[10 ]
E34
PEG_ R X#[11 ]
E32
PEG_ R X#[12 ]
D33
PEG_ R X#[13 ]
D31
PEG_ R X#[14 ]
B33
PEG_ R X#[15 ]
C32
PE G_RX[0]
J33
PE G_RX[1]
L35
PE G_RX[2]
K34
PE G_RX[3]
H35
PE G_RX[4]
H32
PE G_RX[5]
G34
PE G_RX[6]
G31
PE G_RX[7]
F33
PE G_RX[8]
F30
PE G_RX[9]
E35
PEG_RX[10]
E33
PEG_RX[11]
F32
PEG_RX[12]
D34
PEG_RX[13]
E31
PEG_RX[14]
C33
PEG_RX[15]
B32
PEG _TX#[0]
M29
PEG _TX#[1]
M32
PEG _TX#[2]
M31
PEG _TX#[3]
L32
PEG _TX#[4]
L29
PEG _TX#[5]
K31
PEG _TX#[6]
K28
PEG _TX#[7]
J30
PEG _TX#[8]
J28
PEG _TX#[9]
H29
PEG_TX#[10]
G27
PEG_TX#[11]
E29
PEG_TX#[12]
F27
PEG_TX#[13]
D28
PEG_TX#[14]
F26
PEG_TX#[15]
E25
PEG _TX[0]
M28
PEG _TX[1]
M33
PEG _TX[2]
M30
PEG _TX[3]
L31
PEG _TX[4]
L28
PEG _TX[5]
K30
PEG _TX[6]
K27
PEG _TX[7]
J29
PEG _TX[8]
J27
PEG _TX[9]
H28
PEG _TX[10]
G28
PEG _TX[11]
E28
PEG _TX[12]
F28
PEG _TX[13]
D27
PEG _TX[14]
E26
PEG _TX[15]
D25
eDP_AU X
C15
eDP_AU X#
D15
eDP_TX[0]
C17
eDP_TX[1]
F16
eDP_TX[2]
C16
eDP_TX[3]
G1 5
eDP_TX#[0]
C18
eDP_TX#[1]
E16
eDP_TX#[2]
D16
eDP_TX#[3]
F15
eDP_C OMPIO
A18
eDP_H PD#
B16
eDP_IC OM PO
A17
R122 *10mil_04
U11
* W83L771AWG
VD D
1
D+
2
D-
3
TH E R M
4
GND
5
ALERT
6
SD ATA
7
SCLK
8
Q1 8
* 2N 3904
B
E C
SM C_CPU _THER M [1 4,27]
3. 3 V
C RIT_TEMP_R EP# [18]
SM D_CPU _THER M [1 4,27]
C97
*0.1u_16V_Y5V_04
TS#_D IMM 0_1 [9,10]
D+_CPU
D-_CPU
Analog Thermal Sensor
On Board CPU Thermal Sensor
C540 *0.1u_10V_X7R _04
C100
0.1u_10V_X7R _04
EDP_COMP
R389
1K_04
1.05VS_VTT
EDP_HPD#
PQ 47
* MTN7002ZHS3
G
DS
EDP Function Disable
EDP_HPD: Pull-up10K- DISABLED
EMB_H PD[1 1]
R3 8 8
*100K_04
Q1 7
*T MP2 0
NC
1
GN D
2
VO
3
GND
5
VC C
4
SC70-5 & SC70-3 Co-lay
PLACE NEAR U3
1
3
2
R390
24.9_1%_04
R63 24.9_1%_04
DMI_RXP1[15]
DMI_RXP0[15]
1.05V S_VTT
1.05V S_V TT
DMI_RXN1[15]
DMI_RXP3[15]
DMI_RXP2[15]
DMI_RXN2[15]
DMI_RXN3[15]
DMI_RXN0[15]
DMI_TXP0[15]
3. 3 V[3,8,11,13,14, 15,17,18,19,20,22,23,26,28,30,31,33,34,35]
1.05VS _VTT[3,5, 18,19,20,34,36]
FD I_TXN 2[15 ]
FD I_TXN 0[15 ]
FD I_TXN 5[15 ]
FD I_TXN 1[15 ]
FD I_TXN 7[15 ]
FD I_TXN 4[15 ]
FD I_TXN 3[15 ]
FD I_TXP5[15 ]
FD I_TXP1[15 ]
FD I_TXN 6[15 ]
FD I_TXP3[15 ]
FD I_TXP2[15 ]
FD I_TXP0[15 ]
FD I_TXP6[15 ]
FD I_TXP7[15 ]
FD I_TXP4[15 ]
FDI_LSY NC 0[1 5 ]
FDI_LSY NC 1[1 5 ]
FDI _IN T[15]
Sandy Bridge Processor 1/7
( DMI,PEG,FDI )
FDI_FSY NC 1[15]
FDI_FSY NC 0[15]
DMI_TXP3[15]
DMI_TXP2[15]
DMI_TXP1[15]
DP Compensation Signal
DMI_TXN1[15]
PEG_ C OM P
20 mil
DMI_TXN0[15]
DMI_TXN2[15]
DMI_TXN3[15]
Q1 6
G 711ST9U
OUT
1
VC C
2
GND
3
1: 2 (4 mi ls :8 mi ls )
3.3V
TH ERM _VOLT [27]
C541 *0.1u_10V_X7R _04
9/20
EVT
DP_TXN3[11]
C99
0.1u_10V_X7R _04
CAD NOTE: DP_COMPIO and ICOMPO signals
should be shorted near balls and routed with
- typical impedance < 25 mohms

Table of Contents

Related product manuals