EasyManua.ls Logo

Denon DN-S3500 - Semiconductor Pin Functions (Continued); More MN6627933 Pin Assignments

Denon DN-S3500
60 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
19
DN-S3500
18 NCS O SDRAM chip select signal output
19 A3 O SDRAM address signal output 3
20 A2 O SDRAM address signal output 2
21 A1 O SDRAM address signal output 1
22 A0 O SDRAM address signal output 0
23 DRVDD1 I Power supply 1 for SDRAM interface I/O
24 DVSS1 I GND 1 for digital circuits
25 A10 O SDRAM address signal output 10
26 *BA1 O SDRAM bank selection signal output 1
27 *BA0 O SDRAM bank selection signal output 0
28 DVDD1 I Power supply 1 for inside digital circuits
29 SPOUT O Spindle drive signal output (absolute value)
30 *SPPOL O Spindle drive signal output (polarity)
31 TRVP O Traverse drive signal output (positive polarity)
32 *TRVM O Traverse drive signal output (negative polarity)
33 *TRVP2 O Traverse drive signal output 2 (positive polarity)
34 *TRVM2 O Traverse drive signal output 2 (negative polarity)
35 TRP O Tracking drive signal output (positive polarity)
36 *TRM O Tracking drive signal output (negative polarity)
37 FOP O Focus drive signal output (positive polarity)
38 *FOM O Focus drive signal output (negative polarity)
39 IOVDD1 I Power supply 1 for digital I/O
40 TBAL O Tracking balance adjustment signal output
41 FBAL O Focus balance adjustment signal output
42 FE I Focus error signal input
43 TE I Tracking error signal input
44 ADPVCC I Voltage input for supply voltage monitor
45 RFENV I RF envelope signal input
46 LDON O Laser ON signal output
47 NRFDET I RF detect signal input
48 OFT I Off-track signal input
49 BDO I Dropout signal input
50 AVDD I Power supply 1 for analog circuits
51 IREF I Analog reference current input
52 ARF I RF signal input
53 DSLF O DSL loop filter
54 PWMSEL I PWM output mode selection input L: Direct H: 3-state
55 PLLF O PLL loop filter (phase comparison output)
56 PLLFO O PLL loop filter (speed comparison output)
57 AVSS I GND 1 for analog circuits
58 LOOUTL O L-ch audio signal output for lineout output
59 LOVSS1 I GND for lineout output
60 LOOUTR O R-ch audio signal output for lineout output
61 LOVDD1 I Power supply for lineout output
62 N.C. -
63 TMON1 O Test monitor output 1
64 N.C. -
65 N.C. -
66 TMON2 O Test monitor output 2
67 DVDD3 I Power supply 3 for digital circuits
68 DVSS2 I GND 2 for digital circuits
69 *EXT0 I/O Expansion I/O port 0
70 *EXT1 I/O Expansion I/O port 1
71 *EXT2 I/O Expansion I/O port 2
72 MCLK I µcom command clock signal input
Pin
No.
Pin Name I/O Function
w
w
w
.
x
i
a
o
y
u
1
6
3
.
c
o
m
Q
Q
3
7
6
3
1
5
1
5
0
9
9
2
8
9
4
2
9
8
T
E
L
1
3
9
4
2
2
9
6
5
1
3
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
http://www.xiaoyu163.com
http://www.xiaoyu163.com