EasyManuals Logo

Intel BX80623I52500K User Manual

Intel BX80623I52500K
74 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #19 background imageLoading...
Page #19 background image
Summary Tables of Changes
Specification Update 19
No. B2 C1 D0 E0 B0 C1 D1 M0 Plan ERRATA
N86 X X X X X X X X No Fix
Incorrect Debug Exception (#DB) May
Occur When a Data Breakpoint is set
on an FP Instruction
N87 X
Plan
Fix
Modified Cache Line Eviction From L2
Cache May Result in Writeback of Stale
Data
N88 X X X X X X X X No Fix
xAPIC May Not Report Some Illegal Vector
Errors
N89 X X X
Plan
Fix
Incorrect Duty Cycle is Chosen when On-
Demand Clock Modulation is Enabled in a
Processor Supporting Hyper-Threading
Technology
N90 X X X X X X X X No Fix
Memory Aliasing of Pages as Uncacheable
Memory Type and Write Back (WB) May Hang
the System
N91 X X
Plan
Fix
A Timing Marginality in the Instruction Decoder
Unit May Cause an Unpredictable Application
Behavior and/or System Hang
N92 X X X No Fix
Missing Stop Grant Acknowledge Special Bus
Cycle May Cause a System Hang
N93 X X X X X X X X No Fix
Check Exceptions May not Update Last-
Exception Record MSRs (LERs)
N94 X X X X X X X X No Fix
Stores to Page Tables May Not Be Visible to
Pagewalks for Subsequent Loads Without
Serializing or Invalidating the Page Table Entry
N95 X X
Plan
Fix
A Timing Marginality in the Arithmetic Logic
Unit (ALU) May Cause Indeterminate Behavior
N96 X X X X X X X X No Fix
With TF (Trap Flag) Asserted, FP Instruction
That Triggers an Unmasked FP Exception
May Take Single Step Trap Before Retirement
of Instruction
N97 X X X X X X X X No Fix
BTS(Branch Trace Store) and PEBS(Precise
Event Based Sampling) May Update Memory
outside the BTS/PEBS Buffer
N98 X No Fix
Brand String Field Reports Incorrect Maximum
Operating Frequency on Intel
®
Pentium
®
4
Extreme Edition Processor with 1066 MHz
FSB
N99 X X X X X X X X No Fix
Memory Ordering Failure May Occur with
Snoop Filtering Third Party Agents after
Issuing and Completing a BWIL (Bus Write
Invalidate Line) or BLW (Bus Locked Write)
Transaction
N100 X X X X X X X X No Fix
Control Register 2 (CR2) Can be Updated
during a REP MOVS/STOS Instruction with
Fast Strings Enabled
N101 X X X X X X X X No Fix
Writing the Local Vector Table (LVT)

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel BX80623I52500K and is the answer not in the manual?

Intel BX80623I52500K Specifications

General IconGeneral
BrandIntel
ModelBX80623I52500K
CategoryComputer Hardware
LanguageEnglish

Related product manuals