EasyManua.ls Logo

JVC DD-9 A - Integrant Circuits; IC A01, A02, A03, A04 Dolby C NR; IC01 UPC4557 C Headphone & Meter amp.; IC801 M54886 P Mecha. control IC

JVC DD-9 A
54 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
DD-9A/B/C/E/J/U
Integrant
Circuits
@
1CA01,
A02,
A03,
A04
@
1C701
AN6870
Display
Dolby
C
NR
Block
diagram
(Block
diagram)
(Top
view)
Ore
rT
ai
ie
in:
ie
iE
i
Dolby
Integrated
Circuit
7
=
oi
Nek
National
LM1111BN
oe
eee
4
(internal
link)
|
ai
l.9
a
i]
ch?
outs
|
f]
(+6
dB)
|
!
! |
0
dB
Adj
(a
I
5
|
ouTo
|
(+3
dB)
|
f
.
te
ae
le
J
;
-
HOLD
JOLOP-----—
ba
[TT
J
@
1C01
UPC4557C
Headphone
&
Meter
amp.
1CCO1
AN6552
Monitor
amp.
L)
Equivalent
circuit
L]
(Top
view)
@
HD74LS00
C
(-12.48)
e
HD74LS03
sis
OUT1
vr
.
|>
ls
(-15
dB)
(Top
view)
.
Ae
>
<
r
|
(6)
20.8)
Thil2]
OUT2
Ini
[3]
6]
fiz
v-
5]
Ine
@
HD74LS00
Equivalent
circuit
(1/4)
@
1C801
M54886P
Mecha.
control
IC
Block
diagram
(Top
view)
PAUSE/STOP
Vec
os
x
PAUSE
Input
-
circuit
REC
OUT
7
STOP
SE
*
'
PAUSE
OUT
FF
otek
PLAY
OUT
7
7
PLAY
circuit
1
MOTOR(F)
OUT
$
outputs
PEW
Input
/JREC
circuit
MOTOR
(R)
OUT
1
*
TIMER
_}
Input
BRK
OUT
START
@
circuit
FF/
PLAY
Inputs:
REW
/REC
circuit
|
Outpu
=
pene
PLAY
OUT
1
6
Ly
aa
renee
Output
+2
MOTOR(F)OUT
!
TIMER
START
@
HD74LS03
Equivalent
circuit
(1/4)
AUTO
©
Vcc
ANTIREC
Timing
signal
T
circuit
Read
temporary-inhibit
circuit
4
Output
mode
selection
circuit
Output
sequence
control
circuit
GND
MUTE
OUT
input
|
AUTO
circuit
IL)
MOTOR(R)
OUT
¥
%&
}
Open-collector
output
©
Input
'
7
antiRec
&
own]
l
circuit
0
BRK
OUT
1
1
-O
GND
1.6-sec
i
L
Pes
counter
Fig.
30
No,
4198
—~23-

Related product manuals