Chapter 4 - BIOS Setup
4-13
PCI1/PCI2 Post Write
You can enable or disable the ability of the chipset to use a buffer for posted
writes initiated on the PCI bus. Setting options: [Disabled], [Enabled].
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delay trans-
actions cycles. Select [Enabled] to support compliance with PCI specification
version 2.1. Setting options: [Disabled], [Enabled].
VLink Data Rate
Use this item to select the VLink Data Rate. Setting options: [8X], [4X].
To Next Page
Loading...
