NAD 5420 - Page 16

SCHEMATIC DIAGRAM
a ui
i)
Ee
_§
5
a
£
Od
Fs
B
Cog
w
Z|
rd
%
~
—§
eee
ete
O7O—.g
ST
zy
ul
efi
si
ai
a5
i
\\
=
[00000000000]
poce2-2-
a
hi
:
A
LO
Eg
x
a%4
2
'
<J
Lo
s,
95
e
5
a
‘
o
“
Ww
a
3
+
T
:
2%
&
CO
r--LOOMOO000D
OO
‘|e
ony
ns
:
x
z
4
_
@
5]
cf
Go
aos
OO
LEE
3
s
¥
o
2
22
.
he
>=
vn
oF
nm
oO
my
HS
s|
OD
HEEEEEE
J
38
=
¥S
oy
S
Shh
OO
Of
ala
|
ed]
38
y
2
ae
14444
4
4
¥
Le
8
of
«9
a &
Bo
ey
ed
ww
ead
‘ov
ee
wy
seit
ed
eee
AP
Ad
APs
Q204
Q2i0
Aix «=A
Q201—-
Q205--
aa
ew ew ee ee ee
LOADING IN/DUT Sw
1Au a
eo
|
eZ POTAY aa
| ky ee
M28 tate E i
CXD-1167
ee
oe
ee
al
BS04 «= 2200u/25V
+ NN 2. Pes
ral =f
-e =
é ;
2502--D504 == 1N4002
FSoi
F302
FSO
C305
a022
250
Fx02
MRESISTOR WITH ASTERISK MARK “s* ARE 2% TOLERANCE
t
*xParts markedA are applicable only to the model 5425.
(C) NAD Electronics Ltd.
1991
14
13