EasyManua.ls Logo

NAD T748 - Page 35

NAD T748
122 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
ADC0
CLAMP
12
ADC1
CLAMP
12
ADC2
CLAMP
12
ADC3
CLAMP
12
(A)
(B)
(C)
(D)
(A)
(B)
(C)
12
12
12
CEC CONTROLLER
5V DETECT AND HPD
CONTROLLER
HS/CS, VS/FIELD
CONTROL
CONTROL AND DATA
VBI
DECODER
I
2
C
READBACK
ANCILLARY
DATA
FORMATTER
FAST I
2
C
INTERFACE
VIDEO DATA PROCESSOR
INTERRUPT
CONTROLLER
FAST SWITCHING
BLOCK + HDMI DECODE
+ MUX
DEEP COLOR
CONVERSION
FILTER
PACKET
PROCESSOR
4:2:2 TO 4:4:4
CONVERSION
PACKET/
INFOFRAME
MEMORY
AUDIO
PROCESSOR
AUDIO OUTPUT FORMATTER
VIDEO OUTPUT FORMATTER
TTX_SDA/TTX_SCL
SYNC_OUT
FIELD/DE
VS/FIELD
HS/CS
LLC
P0 TO P11
P12 TO P23
P24 TO P35
INT1
INT2
AP0
AP1
AP2
AP3
AP4
AP5
SCLK
MCLK
ACTIVE PEAK
AND HSYNC DEPTH
NOISE AND
CALIBRATION
OFFSET
ADDER
MACROVISION AND
CGMS DETECTION
CP CSC AND
DECIMATION
FILTERS
AV CODE
INSERTION
STANDARD
IDENTIFICATION
SYNC EXTRACT
(ESDP)
SYNC SOURCE
AND POLARITY
DETECT
COMPONENT PROCESSOR
DIGITAL PROCESSING BLOCK
STANDARD DEFINITION PROCESSOR (SDP)
2D COMB 3D COMB DDR/SDR-SDRAM INTERFACETBC
VERTICAL
PEAKING
HORIZONTAL
PEAKING
CTI AND LTI
STANDARD
AUTODECTION
MACROVISION
DETECTION
INTERLACE
TO PROGRESSIVE
CONVERSION
DECIMATION
FILTERS
COLOR SPACE
CONVERSION
FASTBLANK
OVERLAY
CONTROL
AOUT
CVBS
YC
SCART RGB
YPrPb
RGB
SYNC1
SYNC2
SYNC3
SYNC4
HS_IN1/TRI5
VS_IN1/TRI6
HS_IN2/TRI7
VS_IN2/TRI8
TRI1 TO TRI4
SCL
SDA
AVLINK
CEC
RXA_5V/HPA_A
RXB_5V/HPA_B
RXC_5V/HPA_C
12-CHANNEL
INPUT
MATRIX
ANALOG FRONT END
LLC GENERATION
SYNC PROCESSING
AND CLOCK GENERATION
TRI-LEVEL
SLICER
I
2
C CONTROL INTERFACE
AVLINK
CONTROLLER
MUX
GAIN
CONTROL
DIGITAL
FINE CLAMP
PROGRAM-
MABLE
DELAY
EDID/
REPEATER
CONTROLLER
HDCP
EEPROM
RXD_5V/HPA_D
DDCA_SDA/DDCA_SC L
DDCB_SDA/DDCB_SC L
DDCC_SDA/DDCC_SC L
DDCD_SDA/DDCD_SC L
PLL
EQUAL-
IZER
EQUAL-
IZER
HDCP
BLOCK
SAMPLER
RXA_C±
RXB_C±
RXA_0±
RXA_1±
RXA_2±
EQUAL-
IZER
SAMPLER
RXC_0±
RXC_1±
RXC_2±
EQUAL-
IZER
AUDIO RETURN
CHANNEL
SAMPLER
RXD_0±
RXD_1±
ARC_1±
ARC_2±
SPDIF_IN
RXD_2±
RXB_0±
RXB_1±
RXB_2±
SAMPLER
DETAILED FUNCTIONAL BLOCK DIAGRAM
2-23

Related product manuals