Nord Drivesystems SK 500P Series - 8 Technical Data; Safe Pulse Block and Safety Digital Input

Functional Safety – Supplementary manual for series SK 500P
56 BU 0630 en-2020
8 Technical Data
Pos: 34 8 /Anlei tu nge n/El ektr onik /S afety /1 0. T ech nisc he Da ten/T ec hnisc h e Dat en _02 @ 1 7\mod_1488804807584_388.docx @ 2333179 @ @ 1
The Technical Data from the frequency inverter manual (BU 0600) apply!
In deviation from this:
Function Specification
Max. installation altitude
above sea level
≤ 2000 m
The following technical data also apply.
Pos: 34 9 /Allg emein/ Allg emeing ültig e Mod ule/---------Sei tenum bruc h k omp akt --------- @ 13\mod_1476369695906_0.docx @ 2265495 @ @ 1
Pos: 353 /T echni sche In form ationen /So nstige D okum ente/T I 80_00 30 - Fun ktion ale Sic herhei t NORD AC PRO SK 5xxP/T echni sche Daten: Sicher e Pulss perre u nd safe ty Digi taleing ang @ 44\mod_1594131305701_388.docx @ 2643656 @ 2 @ 1
8.1 Safe Pulse Block and Safety Digital Input
Safe Pulse Block Safety Digital Input
SK 510P, SK 540P SK CU5-STO or
SK CU5-MLT
(SK 530P, SK 550P)
SK 510P and SK 540P,
SK CU5-STO or SK CU5-
MLT (530P, SK550P)
Input voltage
+24 V ±25% (18 V … 30 V) +24 V -37.5% +25%
(15 V … 30 V)
Operation with OSSD
-20% … +25% (19.2 V … 30 V)
+24 V -37.5% +25%
(15 V … 30 V)
High - level (VT+)
≥ 18 V
≥ 15 V
Low - level (VT-)
≥ 3 V
≥ 3 V
Current consumption (average
value)
Depending on the input voltage and
application class (inverter type and pulse
frequency) see 7.1.2 "Switching capacity
and current load"
≤ 10 mA
Peak current (peak, when
switching on or on the OSSD)
≤ 700 mA
VIS1: ≤ 70 mA
VIS2: ≤ 700 mA
≤ 25 mA
Input resistance
–
–
Low level: 10 kΩ
High level: 3 … 5 kΩ
Input capacitance
approx. 30 µF
(downstream of
inverse polarity
protection)
VIS1: approx. 5 µF
VIS2: approx. 30 µF
(downstream of
inverse polarity
protection)
approx. 10 nF
Cable length
≤100 m (shielded for compliance with EMC requirements), see 3.3.3
"EMC"
Cable capacitance
≤ 20 nF per connected frequency inverter (≤ 4 nF * t
OSSD
/ 0,1 ms for t
OSSD
≤ 500 µs)
Requirements for OSSDs
Test pulse width
200 µs ≤ t
OSSD
≤ 500 μs, see 3.3.2 "Operation with OSSD"
Duty (High level)
≥ 90 %
Time between double pulses
≥ 2 * t
OSSD
(note the duty factor)
Switch-on delay
(time between input change from Low
to High level and the time at which
enabling of the frequency inverter is
possible.)
≤ 160 ms
≤ 25 ms
≤ 15 ms