High−level Instructions
3 − 153
Outline Calculates Block Check Code (BCC).
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instruction
“P70 (PBCC)” is not available.
Program example
Boolean
Ladder Diagram
Address Instruction
10
F70 BCC , K 2 , DT 0 , K 12 , DT 6
S1
S3
Trigger
S2
R0
D
10
11
ST R 0
F 70 (BCC)
K2
DT 0
K12
DT 6
S1 16-bit equivalent constant or 16-bit area (specifies BCC calculation method)
S2 Starting 16-bit area to calculate BCC
S3 16-bit equivalent constant or 16-bit area (specifies number of bytes for BCC
calculation)
D 16-bit area for storing BCC
Operands
modifier
S1 A A A A A A A A A A A A A A
S2 A A A A A A A A A N/A N/A N/A N/A A
S3 A A A A A A A A A A A A A A
D N/A A A A A A A A A N/A N/A N/A N/A A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
(*3) With the FP0R, FPΣ,FP−X, FP2, FP2SH, and FP10SH, this is I0 to IC.
(*4) With the FP0R, FPΣ,FP−X, FP2, FP2SH, and FP10SH, this is ID.
Explanation of example
Calculates the Block Check Code (BCC) of 12 bytes of ASCII data starting from data register DT0, via an
exclusive OR operation, when trigger R0 turns on. The Block Check Code (BCC) is stored in the lower byte of
data register DT6.
F70
P70
(PBCC)
(BCC)
Block check code calculation
A: Available
N/A: Not Available
To Next Page