Sanyo DC-DA1200V - Page 10

- 10 -
IC BLOCK DIAGRAM & DESCRIPTION
BCK
WS
DIN
GND
RCH
NC
LCH
VDD
1
2
3
4
8
7
6
5
Pin Name
BCK
WS
DIN
GND
VDD
LCH
NC
RCH
I/O
I
I
I
-
Power
O
-
O
Description
Bit Serial Clock Input Pin
Word Select Input Pin
Date Input Pin
Ground
Positive Power Supply
Left Channel Output Pin
No Connection
Right Channel Output Pin
Pin No.
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
BCK
WS
DIN
GND
RCH
NC
LCH
VDD
OUT
OUT
OUT
DAC
DAC
Vcc
Data Latch
Floating
Conversion
Floating
Conversion
op
+
-
op
+
-
op
+
-
IC170 PT8211S (Digital to Analog Converter)
14
13
12
11
10
1
2
3
4
5
6
7
NF1
IN1
GND
(SUB)
GND
Vcc
IN2
FILTER
ALC
ALC
NC
NC
NC
OUT 1
OUT 2
NF2
150k
150k
+
+
-
-
9
8
IC410 BA3314F (Dual Pre Amplifier)
DVSR
RO
DVDD
DVR
LO
DVSL
TEST1
TEST2
TEST3
BUS0
BUS1
BUS2
BUS3
VDD
VSS
BUCK
CCE
TEST4
TSMOD
RST
TEST0
HSO
UHSO EMPH
LRCK
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
12345
55 54 53 52 51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
DMO FVO FMO TEBC RFGC
VREF
TRO
FDO
TEZI
TEI
TSIN
SBAD
FEI
56575859606162636465666768697071727374757677787980
30 29282726252423222120191817161514131211109876
RFRP
RFZI
RFCT
AVDD
RFI
SLCO
AVSS
VCOF
VCOREF
PVREF
LPFO
LPFN
XVDD XO XI XVSS VDD PXO PXI VSS TESIO1 TESIN DACT CKSE DMOUT IO3 IO2 IO1 IOO VSS VDD FLGD FLGC FLGB FLGA SEL 2VREF
VSS
BCK
AOUT
DOUT
MBOV
IPF
SBOK
CLCK
VDD
VSS
DATA
SFSY
SBSY
SPCK
SPDA
COFS
MONIT
VDD
TES:O0
P2VREF
HSSW
ZDET
PD0
TMAXS
TMAX
+
-
+
-
+
-
+
-
LPF
1 BIT
DAC
CLOCK
GENERATOR
SERVO
CONTROL
PWM
D/A
ROM
A/D
RAM
DIGITAL
EQUALIZER
ADDRESS
CIRCUIT
CLV SERVO
MICON
INTERFACE
16k RAM
CORRECTION
CIRCUIT
DIGITAL OUT
AUDIO OUT
CIRCUIT
SUB CODE
DECODER
STATUS
PLL TMAX
VCO
DATA
SLICER
SYNCHRONOUS
GUARANTEE
EFM DECODE
AUTOMATIC
ADJUSTMENT
CIRCUIT
IC120 TC9462F (Digital Servo Processor)