Technical data of CPU 31xC
6.4 CPU 313C-2 PtP and CPU 313C-2 DP
CPU 31xC and CPU 31x, Technical Data
Manual, 01/2006 Edition, A5E00105475-06
6-15
Technical data
CPU 313C-2 PtP CPU 313C-2 DP
IEC timers Yes
• Type
SFB
• Number
unlimited (limited only by RAM size)
Data areas and their retentive address
areas
CPU 313C-2 PtP CPU 313C-2 DP
Bit memory 256 bytes
• Retentive address areas
Configurable
• Preset retentive address areas
MB0 to MB15
Clock memory 8 (1 memory byte)
Data blocks Max. 511
(in the 1 to 511 range of numbers)
• Size
Max. 16 KB
Local data per priority class Max. 510 bytes
Blocks CPU 313C-2 PtP CPU 313C-2 DP
Total 1024 (DBs, FCs, FBs)
The maximum number of blocks that can be loaded may be reduced if you are
using another MMC.
OBs see the Instruction List
• Size
Max. 16 KB
Nesting depth
• Per priority class
8
• Additional within an error OB
4
FBs
• Number, Max.
1024
(in the 0 to 2047 range of numbers)
• Size
Max. 16 KB
FCs
• Number, Max.
1024
(in the 0 to 2047 range of numbers)
• Size
Max. 16 KB
Address areas (I/O) CPU 313C-2 PtP CPU 313C-2 DP
Total I/O address area Max. 1024 bytes/1024 bytes
(can be freely addressed)
Max. 1024 bytes/1024 bytes
(can be freely addressed)
• Distributed
None Max. 1008 bytes
I/O process image 128 bytes / 128 bytes 128 bytes / 128 bytes
Digital channels Max. 1008 Max. 8192
• Centralized
Max. 992 Max. 992
• Integrated channels
16 DI / 16 DO 16 DI / 16 DO
Analog channels Max. 248 Max. 512
• Centralized
Max. 248 Max. 248
• Integrated channels
None None
To Next Page
Loading...
