EasyManua.ls Logo

Sony SEQ-555ES - Input Section

Sony SEQ-555ES
46 pages
Save Page as PDF
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SEQ-555ES
SECTION
2
CIRCUIT
DESCRIPTION
CIRCUIT
DESCRIPTION
11
bit
Control
Data
Structure
This
model
employs
4
microcomputers,
to
control
11
10
3
2
1
9
8
7
6
5
4
automatic
acoustic
compensation
and
frequency
rs
oe
equalizer
adjustment,
etc.
F3
TaN
data
The
operation
of
each
section
is
described
below.
bit
: ;
INPUT
SECTION
position
:
=|
|
position
LD
ee
6
5
3
2
1
IC
351,352
(CX-7977
are
used
for
input
source
(LINE
:
IN,
AUX,
etc.)
selection.
SS
0
SO
ee
|
20
PE
These
IC’s
are
controlled
by
data
from
the
micro-
L
D2)
ome
Rs
“0;
3
IZ
jo
0
1
computers.
R
1
0}
joutputE?
}1
0
ae
|
eee
Their
functions
and
features
are
explained
below.
L+R
!/1-
1]
|
output
F:
1 1
I,
|0
1
1
2
4
CX-7977
Ir
/1
0
0O
Features:
This
is
a
semiconductor
switch
with
low
Ie
}1
O
1
distortion
ratio
containing
two
matrix
circuits
with
6
inputs
and
3
outputs
each,
and
control
by
digital
signals
is
possible.
Control
is
done
by
11
bit
or
8
bit
serial
data
from
a
microcomputer,
etc.
and
on
this
model
it
is
performed
by
11
bit
data.
F,
and
F3
outputs
are
interlocked,
and
Is
input
signal
is
not
output
from
F2.
Ig
input
signal
is
not
output
from
F3.
Both
L
and
R
channels
can
be
used with
this
ASP
IC,
but
on
this
model,
L
and
R
use
one
each,
and
the
Functions:
equalizer
ON/OFF
matrix
is
formed.
I~6
(@~@,
@~
@)
Audio
signal
input
pin
On
this
model
the
connections
are
as
follows.
(6
inputs
)
x
2
I,
LINE
IN
F
F,~3(®~
@,
@~@)
Audio
signal
output
pin
I,
AUX,
Fig
to
equalizer
circuit
(3
outputs)
x
2
input
CS
(@)
_—
Signal
chip
selection
pin,
I;
AUX,
F,
REC
OUTi
selects
when
the
9th
bit
of
Iq
from
equalizer
F3;
REC
OUT2
serial
data
is
the
same
level
circuit
output
as
the
CS
pin.
I;
TAPE2
F,,
to
buffer
amp
“QO”
=
Vss
(@),
Ig
TAPE1
“1”
OPEN
or
Vpi
(
4
)
M/S
(4)
Serial
data
input
mode
switch
pin,
11
bits
for
OPEN
or
VoL.
Vo.
(G3)
Power
supply
(5V_
higher
than
Vss)
Vss
(@))
Power
supply
(-14V)
Clock
(4)
Clock
signal
input
pin;
takes
in
data
at
signal
rise.
Data
(46)
Serial
data
input
pin.
Strobe
(G7)
Strobe
signal
input
pin;
latches
data
taken
into
the
IC.
Lvref
(48)
Sets
control
signal
(clock,
data,
strobe)
input
level.
Von
(@9)
Power
supply
(+14V).
input
input
output
output
Data
taken
into
the
IC
is
input
serially
from
the
MSB
(most
significant
bit).
The
data
is
taken
into
the
IC
shift
register
at
signal
rise,
the
clock
signal
is
stopped
after
input,
the
strobe
signal
pulse
rises
and
data
is
transmitted
to
the
latch.
The
contents
of
the
data
determine
which
switch
goes
on
or
off.
—1
1—

Table of Contents

Related product manuals