EasyManua.ls Logo

Texas Instruments Tiva TM4C123GH6PM User Manual

Texas Instruments Tiva TM4C123GH6PM
352 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #253 background imageLoading...
Page #253 background image
UART
bBreakState controls the output level.
Description:
Calling this function with bBreakState set to true asserts a break condition on the UART. Calling
this function with bBreakState set to false removes the break condition. For proper transmis-
sion of a break command, the break must be asserted for at least two complete frames.
Returns:
None.
22.2.1.6 ROM_UARTBusy
Determines whether the UART transmitter is busy or not.
Prototype:
bool
ROM_UARTBusy(uint32_t ui32Base)
ROM Location:
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_UARTTABLE is an array of pointers located at ROM_APITABLE[1].
ROM_UARTBusy is a function pointer located at ROM_UARTTABLE[26].
Parameters:
ui32Base is the base address of the UART port.
Description:
Allows the caller to determine whether all transmitted bytes have cleared the transmitter hard-
ware. If false is returned, the transmit FIFO is empty and all bits of the last transmitted char-
acter, including all stop bits, have left the hardware shift register.
Returns:
Returns true if the UART is transmitting or false if all transmissions are complete.
22.2.1.7 ROM_UARTCharGet
Waits for a character from the specified port.
Prototype:
int32_t
ROM_UARTCharGet(uint32_t ui32Base)
ROM Location:
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_UARTTABLE is an array of pointers located at ROM_APITABLE[1].
ROM_UARTCharGet is a function pointer located at ROM_UARTTABLE[14].
Parameters:
ui32Base is the base address of the UART port.
April 8, 2013 253
Question and Answer IconNeed help?

Do you have a question about the Texas Instruments Tiva TM4C123GH6PM and is the answer not in the manual?

Texas Instruments Tiva TM4C123GH6PM Specifications

General IconGeneral
CoreARM Cortex-M4F
Clock Speed80 MHz
Flash Memory256 KB
SRAM32 KB
GPIO Pins43
UART8
I2C2
SPI/SSI4
USBUSB 2.0
Timers6
Communication InterfacesUART, I2C, SPI, USB
Operating Temperature-40°C to 85°C
PackageLQFP64

Summary

Boot Loader

Introduction

Explains the ROM-based boot loader and its interfaces for flash updates.

Serial Interfaces

Details the UART, SSI, and I2C interfaces used by the boot loader.

USB Interface

Describes the USB boot loader functionality using the DFU protocol.

Controller Area Network (CAN)

Flash

GPIO

Hibernation Module

Inter-Integrated Circuit (I2C)

Interrupt Controller (NVIC)

Memory Protection Unit (MPU)

Pulse Width Modulator (PWM)

Synchronous Serial Interface (SSI)

System Control

Timer

UART

uDMA Controller

USB Controller

Watchdog Timer

Functions

Lists and describes API functions for watchdog timer configuration, interrupts, and lock mechanism.

Related product manuals