CHAPTER 2 –Ha
r
dwa
r
e
I
n
s
tallatio
n
s
14 SPI-6941-LV
16 levels of prefetch buffers from DRAM for access by PCI masters
32 bit 3.3V PCI interface with 5V tolerant inputs
• Advanced High Performance DRAM Controller
DRAM interface synchronous with host CPU 66/100/133 MHz for most flexible
configuration
64-bit data width only
• Advanced System Power Management Support
Dynamic power down of SDRAM
Independent clock stop controls for CPU/SDRAM and PCI bus
PCI bus clock ran and clock generator control
VI
A
VT
82
C
686
B
Sup
e
r
Sou
t
h
B
r
idg
e
The features:
• PCI to ISA bridge
Integrated ISA bus Controller with integrated DMA, timer, and interrupt
controller
K/B controller with PS2 mouse support
DS12885-style RTC
USB controller
UltraDMA-33/66/100 master mode EIDE controller with enhanced PCI bus
commands
• UltraDMA-33/66/100 Master Mode PCI EIDE controller
Transfer rate up to 33MB/s to cover PIO mode 4, multi-word DMA mode 2 drives
Increase reliability using UltraDMA-66 transfer protocols
Increased performance using UltraDMA-100 mode 5
Support ATAPI compliant devices including DVD devices
To Next Page
Loading...