EasyManua.ls Logo

Denon DCM-340 - Semiconductors

Denon DCM-340
38 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
BOGM-440/340
SER
SEMICONDUCTORS
@IC’s
CXD2500BQ
Terminal
Function
vo
Terminal
Terminal Function
No.
Symbol
nn
ie)
A
nm
=
(eo)
°
Input
terminal
for
OK
focusing.
Use
for
Servo-autosequencer.
FS
Output
to
shift
time
constant
of
output
filter
for
spindle
motor.
3
MON
°
1,0
ON/OFF
contro!
output
for
spindle
motor.
4
MDP
oO
|
1,20
Servo
control
for
spindle
motor.
1,Z,0
Servo
control
for
spindle
motor.
Sampling
GFS
by
460
Hz
and
if
it
is
"H",
delivers
"H"
;
if
it
is
continuously
"L"
8
times,
delivers
"L".
NETO
zic
ie}
O16
~z
oO
F
3
=
oO
8
vcoo
|
{eo}
1,0
|
Oscillation
current
output
for
analog
EFM
PLL.
2_|
veo!
1o__|
Test
}
13
NC
-
14
|
NC
|
=
|
Zz
Q
|
Charge
pump
output
for
variable
pitch
PLL.
|
Clock
input
from
external
VCO
for
variable
pitch.
fe
center=16.9344MHz.
Filter
output
for
master
PLL.
(slave=digital
PLL)
VPCO
|
VCKI
FILO
1,Z,0
(o)
17
Analog
%
-|o
19
FILt
Filter
input
for
master
PLL.
20
PCO
(e)
1,Z,0
Charge
pump
output
for
master
PLL.
at
AVss
Analog
GND.
nN
CLTV
AVop
Control
voltage
input
for
master
VCO.
Analog
power
supply
(+5V).
EFM
signal
input.
i]
o
wo Ee
a
n
25
|
BIAS
Constant-current
input
for
Asymmetry
circuit.
26
ASYI
I
Comparator
voltage
input
for
Asymmetry.
27__-|
asYo
|
o
|
10
Full
swing
output
for
EFM.
(L=Vss,
H=Vpo).
28
|
ASYE
|
29
|
NC
=
|
3i
WwDCK
{eo}
1,0
D/A
Interface
for
48
bit
slot.
Word-clock
f=2
Fs.
32
LRCK
i
ie)
1,0
D/A
interface
for
48
bit
slot.
LR-clock
f=
Fs.
33
Voo
Power
supply
(
+5V
).
34
DA16
fe}
1,0
At
PSSL=1
for
DA16
(MBS)
output;
PSSL=0
for
serial
data
of
48
bit
slot.
(2s‘°COMP,
MSB
first).
35
|
DAIS
©
|1,0
|
AtPSSL=1
for
DA15
output;
PSSL=0
for
bit
clock
of
48
bit
slot.
36
|
DA14
fe}
At
PSSL=1
for
DA14
output;
PSSL=0
for
serial
data
of
64
bit
slot.
(2s°COMP,
LSB
first).
37
DAI3
oO
|
1,0
At
PSSL=1
for
DA13
output;
PSSL=0
for
bit
clock
of
64
bit
slot.
38
DA12
oO
|
1,0
At
PSSL=1
for
DA12
output;
PSSL=0
for
LR
clock
of
64
bit
slot.
39
DAI1
oO
|
1,0
At
PSSL=1
for
DA11
output;
PSSL=0
for
GTOP
output.
40
DA10
oO
|
1,0
At
PSSL=1
for
DA10
output;
PSSL=0
for
XUGF
output.
41_|
paog
°
42__|
Daoe
Q
43__|
bao7
0
44
DAO6
ie]
1,0
At
PSSL=1
for
DAO6
output;
PSSL=0
for
C2PO
output.
45
DA05
ie)
1,0
At
PSSL=1
for
DAOS
output;
PSSL=0
for
XRAOF
output.
46
DA04
ie]
1,0
At
PSSL=1
for
DAO4
output;
PSSL=0
for
MNTS
output.
1,0
|
At
PSSL=1
for
DAO1
output;
PSSL=0
for
MNTO
output.
1,0
Contro!
output
for
aperture
compensation.
In
H
for
R-ch.
;
20

Related product manuals