Advanced Function Instruction
7-109
FUN126 P
MBRD
MATRIX BIT READ
FUN126 P
MBRD
Ms :
EN
Readout control
Ladder symbol
126P.MBRD
OTB Output bit
END Read to endPointer increment INC
Pointer clear
CLR
L :
Pr :
ERR Pointer error
Ms : Starting register of matrix
L : Matrix length
Pr : Pointer register
Ms may combine with V, Z, P0~P9 to serve
indirect address application
WX WY WM WS TMR CTR HR IR OR SR ROR DR K XR
Range
Ope-
rand
WX0
∣
WX240
WY0
∣
WY240
WM0
∣
WM1896
WS0
∣
WS984
T0
∣
T255
C0
∣
C199
R0
∣
R3839
R3840
∣
R3903
R3904
∣
R3967
R3968
∣
R4167
R5000
∣
R8071
D0
∣
D4095
2
∣
256
V、Z
P0~P9
Ms ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○
L ○ ○* ○ ○
Pr ○ ○ ○ ○ ○ ○ ○ ○* ○* ○
z When readout control "EN" = 1 or "EN↑" ( P instruction) has a
transition from 0 to 1, the status of the bit Mspr pointed by
pointer Pr within matrix Ms will be read out and appear at the
output bit "OTB". Before the readout, this instruction will first
check the input -pointer clear "CLR". If "CLR" is 1, then the Pr
value will be cleared to 0 first before the readout action is carried
out. After the readout is completed, If the Pr value has already
reached 16L-1 (the final bit), then the read-to-end flag "END" will
be set to 1. If Pr is less than 16L-1, then the status of pointer
increment "INC" will be checked. If "INC" is 1, then Pr will be
increased by 1. Besides this, pointer clear "CLR" can execute
independently, and is not affected by other input.
L
Pr
Mspr
Ms
OTB
z The effective range of the pointer is 0 to 16L-1. Beyond this range the pointer error flag "ERR" will be set to 1,
and this instruction will not be carried out.
X0
EN
END
ERR
R 0
126P.MBRD
Ms :
R 20
5
L :
Pr :
CLR
INC
OTB
z In the program at left, INC = 1, so every time there is
one readout the pointer will be increased by 1. With this
way each bit in Ms may be read out successively, as
shown at left in the diagram below. When X0 goes 3
times from 0→1, the results are shown at right in the
diagram below .
Pr
Ms15
↓
Ms
Ms0
↓
R20
77
R0
0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1
R1
0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
OTB
R2
0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1
0
R3
0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
R4
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
↑ ↑
Ms79
Ms77
↑
Ms64
Before execution
Pr
OTB END
c R20 78
1 0
Pr
OTB END
d R20 79
0 0
Pr
OTB END
e R20 79
1 1
Execution result
To Next Page
Loading...
