Do you have a question about the FATEK FBs-CB2 and is the answer not in the manual?
Brand | FATEK |
---|---|
Model | FBs-CB2 |
Category | Controller |
Language | English |
Describes the physical structure and case sizes of FBS-PLC Main Units.
Details specifications like execution speed, program memory, command types, and register allocations.
Explains the block diagram of a Single-Unit system of FBs-PLC, including main units and I/O resources.
Explains connecting FBs-PLC to upper-level computers or peripherals using FATEK or Modbus protocols.
Covers Digital I/O (DI/O) and Numeric I/O (NI/O) expansion using expansion units or modules.
Lists environmental specifications that FBS-PLC cannot exceed, including operating temperature and humidity.
Explains the DIN RAIL mounting method for PLC fixation, including mounting and dismounting procedures.
Lists specifications for available AC power supplies (POW-14, POW-24, FBS-EPOW) and their wiring.
Details specifications for DC power sourced power supplies (POW-10-D, POW-16-D, FBS-EPOW-D) and their wiring.
Explains residual capacity of power supplies and current consumption of expansion modules to avoid overload.
Addresses the power-on sequence requirement for main units and expansion modules, including delay settings.
Details specifications for 5VDC differential input and 24VDC single-end input circuits, including speeds and current.
Covers 24VDC single-end input circuits and wiring for SINK/SRCE input, detailing response speeds and terminal usage.
Provides detailed specifications for differential, single-end transistor, relay, and TRIAC outputs.
Discusses protection and noise suppression for digital output circuits, especially relays and transistors.
Provides a checklist for inspection before powering on the PLC, covering power, wiring, and output circuits.
Explains the Disable/Enable I/O feature for simulating inputs/outputs and monitoring PLC operation.
Describes the function of PLC main unit LED indicators (POW, RUN, ERR, RX, TX, Xn, Yn) and common troubleshooting steps.
Introduces the basic principles of ladder diagrams, including elements like contacts, coils, and logic types.
Illustrates the memory buffer organization in FBs-PLC, including SRAM and FBS-PACK memory structures.
Details the allocation of digital (bit) status and register (word) data, including types, ranges, and remarks.
Explains special relays like emergency stop control, external output control, and master control selection.
Details special registers used for PID temperature control, including PWM period and error detection.
Lists sequential instructions with operands, symbols, function descriptions, execution time, and instruction types.
Lists valid operands (X, Y, M, SM, S, T, C, TR, OPEN, SHORT) for sequential instructions and their ranges.
Introduces the structure of function instructions, divided into input control, instruction number, operand, and output.
Discusses combining operands with pointer registers (V, Z, P0~P9) for indirect addressing, particularly with Rxxxx registers.
Details the TIMER instruction (T nnn), its time bases (0.01S, 0.1S, 1S), and operand usage (Tn, PV).
Explains the operation of the TIMER instruction, including control inputs (EN, TIM), outputs (TUP, NUP), and preset value adjustments.
Details the COUNTER instruction (C nnn), including 16-bit and 32-bit counters, preset value ranges, and descriptions of counting behavior.
Illustrates examples of 16-bit fixed counters and 32-bit counters with variable preset values using registers.
Explains the SET instruction for setting coils or register bits to 1, with operand details and examples of single coil and register set operations.
Details the RESET instruction for resetting coils or registers to 0, including operand details and examples for single coil and 16-bit register reset.
Explains the MC instruction for starting a master control loop, its correspondence with MCE, and active loop area behavior.
Explains the SKP instruction for starting a skip loop, its correspondence with SKPE, and behavior based on the skip control input.
Details the UDCTR instruction for 16-bit or 32-bit up/down counters, including control inputs and counting behavior.
Covers the ADDITION instruction for performing addition of Sa and Sb, storing results in D, and setting FO flags for carry and borrow.
Explains the SUBTRACTION instruction for subtracting Sb from Sa, storing results in D, and setting FO flags for carry and borrow.
Covers the DIVISION instruction for dividing Sa by Sb, storing quotient in D, and setting FO flags for zero quotient and divisor error.
Covers the COMPARE instruction for comparing Sa and Sb, setting FO0, FO1, FO2 based on equality, greater than, or less than conditions.
Explains the BREAK instruction to terminate FOR and NEXT loops, its location within the loop, and program execution flow.
Covers the PID instruction for process control, including PID formula, parameters like Kc, Ti, Td, and output control methods.
Explains the CRC16 instruction for calculating and checking Cyclic Redundancy Check values for message frames, used in Modbus RTU.
Covers the ZNCMP instruction for comparing S with upper (SU) and lower (SL) limits, setting flags for inside zone, higher than upper, or lower than lower limit.
Explains the BITRD instruction to read the Nth bit of S data and output it to OTB, with controls for state retention.
Details the BITWR instruction to write a bit from INB into a specified bit position in matrix Md, with controls for write operation and error handling.
Covers the →7SG instruction to convert alphanumeric characters to 7-segment display patterns or substituting BCD with blank code.
Details the →SEC instruction to convert time data (hours, minutes, seconds) into total seconds, storing results in D~D+1.
Covers the →HMS instruction to convert second data into hour, minute, second time values, storing results in D~D+2.
Covers the LBL instruction for marking addresses within a program to provide targets for JMP, CALL, and interrupt service.
Explains the CALL instruction to execute subroutines, which must end with RTS, and the concept of nested subroutines.
Explains the FOR instruction for creating program loops, its use with NEXT, nested loop structures, and range limitations.
Covers the IMDIO instruction for immediate refresh of input/output signals, bypassing scan cycle delays, and its I/O point limitations.
Explains the TKEY instruction for entering decimal numbers via input points, storing them in D, and its key-in status recording.
Details the HKEY instruction for multiplexing 16 key inputs (numeric and function keys), storing results in D, and its output requirements.
Explains the 7SGDL instruction for displaying BCD data on 7-segment displays, coordinating PLC output polarity with display input.
Explains the PLSO instruction for controlling pulse output (step motors), including output modes, frequency, pulse count, and direction control.
Illustrates PLSO instruction usage for controlling stepping motors with forward/reverse pulses, speed, and pulse counts.
Details the SPD instruction for detecting input signal frequency using high-speed input points and calculating revolution speed.
Covers the TDSP instruction for converting alphanumeric characters to 7-segment display patterns or substituting BCD with blank code.
Covers the PID instruction for temperature control, including PID formula, parameters like Kc, Ti, Td, and output control methods.
Provides PID parameter adjustment guidance (Kc, Ti, Td), default values, and notes on execution control and error handling.
Details cumulative timer instructions (T0~T255) with ON delay and OFF delay energizing/de-energizing behaviors.
Explains the WDT instruction for setting watchdog time, its safety function, and default time value.
Covers the RSWDT instruction for resetting the watchdog timer, its operation principles, and its use to trigger WDT.
Details the HSCTR instruction for accessing CV values of High Speed Counters (HSC0-HSC3) and HSTA from ASIC registers.
Explains the HSCTW instruction for writing CV or PV values to HSCs and HSTA, including clearing values and interrupt execution.
Covers the ASCWR instruction for transmitting ASCII data to communication port 1, with output modes, control inputs, and error handling.
Details the RAMP instruction for controlling D/A output, specifying timer, preset value, limits, and ramping direction.
Provides program examples for RAMP function with constant and variable preset values, and explains output waveform behavior.
Lists Table Instructions including data move, fill, shift, rotate, queue, stack, compare, sort, and their functionalities.
Covers the R-T_S instruction for searching a table for data matching or differing from a source register, using a pointer.
Details the QUEUE instruction for FIFO data management, including push/pop operations, pointer usage, and queue empty/full flags.
Explains the STACK instruction for LIFO data management, similar to queue but with last-in first-out behavior, including pointer usage and status flags.
Covers the BKCMP instruction for comparing blocks of data or registers against upper/lower limits, setting flags for match or mismatch.
Covers the MCMP instruction for comparing pairs of bits between matrixes Ma and Mb, setting flags for match, different values, or end of search.
Details the MBRD instruction to read bit status from a matrix Ms and output it to OTB, managing pointer increment and read-to-end flags.
Explains the MBWR instruction to write a bit from INB into a specified bit position in matrix Md, managing pointer increment and write-to-end flags.
Covers the HSPWM instruction for generating PWM output, specifying output mode, frequency, pulse width, and output polarity.
Details the HSPSO instruction for NC positioning control, allowing programming of 250 steps, and managing pulse output modes and parameters.
Explains the MPARA instruction for setting NC positioning parameters dynamically, used in conjunction with FUN140.
Details the M-BUS instruction for PLC to act as Modbus master, communicating with peripherals via RS-485 and supporting up to 247 slave stations.
Introduces step ladder diagrams, their basic unit (step), and how steps form machines or sequential controls.
Introduces initial step instruction (STP), FROM, TO, and STPEND instructions for process control and program flow.