To Next PageTo Next Page
Need help?Do you have a question about the FATEK FBs-CBE and is the answer not in the manual?
General| Brand | FATEK |
|---|---|
| Model | FBs-CBE |
| Category | Controller |
| Language | English |
Provides a comprehensive table listing FBS PLC models with their specifications, including item name, model number, and features.
Details the technical specifications of FBS-PLC main units, covering memory, I/O points, execution speed, and register types.
Illustrates connection diagrams for different PLC main units, detailing digital I/O terminal blocks for AC and DC power.
Discusses the expansion of FBS-PLC I/O points using digital I/O and numeric I/O expansion units/modules.
Explains digital I/O expansion, including numbering for digital inputs (X) and outputs (Y) up to 256 points.
Details numeric I/O expansion, covering 16-bit numeric data (Word) and mapping of NI/O channels to registers.
Specifies the environmental conditions for FBS-PLC installation, including temperature, humidity, and pollution levels.
Provides essential precautions for PLC installation, covering placement, ventilation, and wiring to avoid interference and ensure safety.
Provides guidelines for safe and effective PLC wiring, including wire gauge, separation of signal types, and terminal block torque.
Lists specifications for AC power supplies and details wiring diagrams for main and expansion units.
Details specifications for DC power supplies and provides wiring diagrams for main and expansion units.
Provides residual capacity and current consumption data for main/expansion units and modules to prevent overload.
Details the residual capacity of power supplies for various main and expansion units, crucial for system design.
Lists the maximum current consumption for various expansion modules, essential for power budget calculations.
Explains the power sequence requirements for main and expansion units to ensure correct I/O configuration detection.
Details specifications for digital input circuits, including signal voltage, current, status indication, and isolation type.
Explains the structure and wiring of 5VDC ultra high speed differential input circuits for hardware high speed counters.
Describes the 24VDC single-end input circuits and wiring for SINK/SRCE input, available for various speeds.
Details specifications for digital output circuits, including switching frequency, load current, and voltage drop.
Explains the 5VDC ultra high speed line-driver differential output circuit and its wiring for MN model main units.
Describes single-end output circuits for relays, transistors, and TRIACs, including common output blocks.
Discusses protection and noise suppression for digital output devices like relays, transistors, and TRIACs.
Details methods to protect relay contacts from surge currents and counter-electromotive forces, preventing damage.
Explains protection circuits for transistor outputs using Zener diodes and other suppression components against noise.
Provides a checklist for inspecting wiring and connections before initial power-on to prevent damage and ensure safety.
Explains the test run procedures, including monitoring and using the Disable/Enable function for I/O points.
Describes the function of PLC main unit LED indicators (POW, RUN, ERR) and provides troubleshooting guidance.
Illustrates the memory buffer allocation in PLC, detailing SRAM and FBS-PACK memory structures for various data types.
Provides a table detailing digital and register allocations, including symbols, items, ranges, and remarks for PLC programming.
Describes special relay functions, including emergency stop, output control, status retentive control, and clear control.
Lists and describes special registers used in FBs-PLC, covering input/output registers, temperature registers, and PID parameters.
Lists sequential instructions with their operands, symbols, function descriptions, execution time, and instruction types.
Categorizes FBs-PLC function instructions into Basic and Advanced groups, detailing their purpose and usage.
Shows the valid operands and their ranges for sequential instructions, indicating compatibility with various registers and contacts.
Describes element characteristics, including A, B, TU, and TD contacts, OPEN and SHORT contacts, and output coils.
Explains Set Coil (writes 1) and Reset Coil (writes 0) instructions for operands and their characteristics.
Details the format of function instructions, divided into input control, instruction number, operand, and function output.
Explains how to use pointer registers (V, Z, P0~P9) with operands for indirect addressing in FBs-PLC function instructions.
Describes the Timer (T) function, including time bases, preset values, operation, and examples.
Details the Counter (C) function, covering 16-bit and 32-bit types, preset values, and operation modes.
Details Watchdog Timer (WDT) for scan time monitoring and RESET Watchdog Timer (RSWDT) for resetting the timer.
Lists table instructions for data processing like move, copy, compare, search, fill, shift, rotate, queue, stack, and sort.
Covers matrix instructions for discrete status processing, including AND, OR, XOR, XNOR, Inverse, Compare, Bit Read/Write/Shift/Rotate, and Bit Count.
Details NC positioning instructions: HSPSO (FUN140), MPARA (FUN141), PSOFF (FUN142), PSCNV (FUN143).
Explains floating-point operations: Integer to Floating (FUN200), Floating to Integer (FUN201), ADD (FUN202), SUB (FUN203), MUL (FUN204), DIV (FUN205), COMPARE (FUN206), ZONE COMPARE (FUN207), SQRT (FUN208), SIN (FUN209), COS (FUN210), TAN (FUN211), NEG (FUN212), ABS (FUN213).
Introduces fundamental step instructions: STP (step definition), FROM (transfer source), TO (transfer destination), and STPEND (end of process).
Details the functions of the FB-DAP board, including displaying/setting calendar time, registers, and discrete elements.
Describes the operation procedures for the FBs BDAP using its keypad, covering calendar display, discrete element monitoring, and register monitoring.
Lists important points and precautions before operating the FB-DAP, covering PLC connection and systematic architecture zones.
