Chapter 3 BIOS Description
46
915M07 Series User Manual
Advanced Chipset Features
DRAM Timing Selectable (Default: By SPD)
This item determines DRAM clock/ timing using SPD or manual configuration.
The available setting values are: By SPD and Manual.
CAS Latency Time (Default: Depend on memory)
This item determines CAS Latency. The available setting values are:5, 4, 3
and Auto.
DRAM RAS# to CAS# Delay (Default: Depend on memory)
This item allows you to select a delay time between the CAS and RAS strobe
signals. The available setting values are: 5, 4, 3, 2, and Auto.
DRAM RAS# Precharge (Default: Depend on memory)
This item allows you to select the DRAM RAS# precharge time. The available
setting values are: 5, 4, 3, 2, and Auto.
Precharge delay (tRAS) (Default: Depend on memory)
This item allows you to set the precharge delay time. The available setting
values are: Auto, 4 - 15.
System BIOS Cacheable (Default: Enabled)
Select “Enabled” to allow caching of the system BIOS which may improve
performance. If any other program writes to this memory area, a system error
may result. The available setting values are: Enabled and Disbled.
Video BIOS Cacheable (Default: Disabled)
Select “Enabled” to allow caching of the Video BIOS which may improve
performance. If any other program writes to this memory area, a system error
may result. The available setting values are: Enabled and Disbled.
Advanced Chipset Features Menu
To Next Page
Loading...
Need help?
General
