EasyManua.ls Logo

Lattice Semiconductor MachXO2 - Revision History

Lattice Semiconductor MachXO2
57 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MachXO2 Programming and Configuration Usage Guide
39
Advanced Configuration Information
Flash Programming
The MachXO2’s internal Flash memory is the heart of the FPGA’s configuration system. It is flexible, allowing you
to store the FPGA’s configuration data, as well as storing design specific data in the User Flash Memory. It is also
a resource that uses a precise erase and programming sequence. Lattice provides several methods for program-
ming the MachXO2 Flash memory:
: JTAG or Slave SPI programming
VMEmbedded: ‘C’ source for use with an embedded microprocessor controlling the JTAG port
SSPIEmbedded: ‘C’ source for use with an embedded microprocessor controlling the SSPI port
Custom: The information in this section, and information from TN1246, Using User Flash Memory and Hardened
Control Functions in MachXO2 Devices Reference Guide, permits creation of a custom solution.
The Flash memory space can be accessed by the JTAG port, I
2
C port, SPI port, or through the WISHBONE bus.
These configuration ports may use offline or transparent programming modes to erase, program, and verify the
MachXO2 Flash memory resources. The WISHBONE interface is only permitted to use transparent programming
operations. The sequence and timing of the commands presented to the Configuration Logic are identical across
all of the configuration ports. There are slight differences due to communication protocol standards when transmit-
ting commands and data. The command and timing flow common to all configuration ports is described first. Proto-
col variances are described afterward.
Each MachXO2 contains a certain quantity of Configuration Flash memory and User Flash Memory. The amount of
memory depends on the device density of the MachXO2. Figure 20 shows the number of Flash memory pages
available for each MachXO2 device density. Each page represents 128 bits of data.
Table 20. Number of Pages of Flash Memory for the MachXO2 Family
MachXO2 Device Density Configuration Flash (Pages) UFM (Pages)
CFG + UFM Bridged
1
(Usable Pages)
7000 9,211 2,046 11,257
4000, 2000U 5,758 767 6,525
2000, 1200U 3,198 639 3,837
1200, 640U 2,175 511 2,686
640 1,151 191 1,342
256 575 0 575
1. Usable CFG+UFM (CONFIGURATION = CFGUFM) page count may be less than the actual bitstream size due to device limitations.

Other manuals for Lattice Semiconductor MachXO2

Related product manuals