Linear Technology LTC6804-1 - Block Diagram

LTC6804-1/LTC6804-2
18
680412fc
For more information www.linear.com/LTC6804-1
block DiagraM
C12
C11
C10
C9
C8
C7
C0
C6
C5
C4
C3
C2
C1
–
+
680412 BD1
IPB
P
IMB
ICMP
IBIAS
SDO/(NC)
SDI/(NC)
SCK/(IPA)
CSB/(IMA)
ISOMD
WDT
DRIVE
V
REG
SWTEN
V
REF1
V
REF2
GPIO5
GPIO4
V
–
V
–
*
GPIO3
GPIO2
GPIO1
C0
S1
V
+
C12
S12
C11
M
S11
C10
S10
C9
S9
C8
S8
C7
S7
C6
S6
C5
S5
C4
S4
C3
S3
C2
S2
C1
LOGIC
AND
MEMORY
DIGITAL
FILTERS
SERIAL I/O
PORT B
6-CELL
MUX
V
REGD
SOC
V
REG
P
M
AUX
MUX
12 BALANCE FETs
S(n)
C(n – 1)
P
M
6-CELL
MUX
POR
V
REGD
V
REG
SERIAL I/O
PORT A
SOFTWARE
TIMER
DIE
TEMPERATURE
2ND
REFERENCE
1ST
REFERENCE
REGULATORS
ADC2
–
+
ADC1
16
16
V
+
LDO1
V
REGD
POR
V
+
LDO2
DRIVE
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
LTC6804-1