5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
XO
XI
+3.3V
VCC _1V2
AVDD_3V3
AVDD_3V 3
+3.3V
AVDD_3V 3
+1.2
VCC _1V2
AVDD_3V 3
+3.3V
VCC_ 1V2
AVDD_3V 3
AVDD_3V 3
+3.3V
AVDD_3V 3
AVDD_3V 3
VCC _1V2
AVDD_3V 3
AVDD_3V3
AVDD_3V 3
AVDD_3V 3
AVDD_3V 3
VCC_1V2
AVDD_3V3
AVDD_3V 3
AVDD_3V 3
AVDD_3V3
AVDD_3V 3
WP_FLASH
VSYNC
HS YNCCEC
HP_R
DVIRX0-
DVIRX1-
DVIRX1+
DVIRX2-
DVIRX2+
HDMIR XC-
HDMIRXC+
Audio_En
HDMIRX0-
HDMIRX0+
HDMIRX1-
HDMIRX2-
HDMIRX1+
HDMIRX2+
SPI_DO
R_Line_out
L_Line_out
BL_ON
BRT_ADJ
VOL_ON
VOL_ADJ
LCD_ON
HDMI_CAB
DVI_CAB
VGA_CAB
SPI_CE
SPI_CLK
SPI_DI
HDMI_HP D_C TRL
DVI_HP D_CTRL
LINE_IN_SE
WP_FLASH
GREEN+
DVIRX0+
WP_MCU
RXE2+
RXO1+
HDMI_SDA
GREEN-
DS UB_SCL
SPI_CLK
RXEC-
RXO1-
HDMI_S CL
SOG
DS UB_S DA
SPI_DI
RXE2-
RXO0-
LBADC_IN3
RXE0+
RXE3+
RED-
RXE3-
RXO2+
LBADC_IN1
SPI_CE
RXE0-
RED+
RXEC+
RXO2-
BLUE-
RXO0+
RXE1-
RXOC-
BLUE+
LBADC_IN2
RXO3+
DVIRXC-
LE D_G RN
RXE1+
RXO3-
SPI_DO
DVIRXC+
LE D_ORG
RXOC+
DVI_SDA
DVI_SCL
5V _AUDIO_CTRL
HP_L
L_Line_in
R_Line_in
HP_SE
KEY_POWER
Buzzer_On
ev.
me
BOM c hi p
7A. 02482. 00E
1. 2V
10UF e,
DP / 3 . 3 V
Hot P l u g De t ec t
Pi n 111 Pi n 112, F/ W
Shoul d Set Open Dr ai n Pi n
I C HP 180ohm
IC 1Vrmsmax
32ohm ear pho
-
--
-
ne
!
!!
!
HP 150mVr msmax
10/ 31
"
""
"
#
##
#$
$$
$%
%%
%&
&&
&'
''
'
Cl os e d t o MCU
Pi n 119
Pul l up- nor ma l mode
Pul l down- s c an mode
-pull
(
((
()
))
)
up,
Pi n GPI O
*
**
*!
!!
!
,
out put
+
++
+,
,,
,-
--
-.
..
.
-->3.3V Layout
/
//
/0
00
01
11
12
22
2
buffer for HDCP
and us er data
PWM0
24xx , I C Lay out ,
LQFP- 128 QFP- 128
3/ 14 RTD
TMDS
3
33
34
44
4
?
Layout
5
55
56
66
64
44
4/
//
/
reserve GPIO
Fl ash
Pi n 118
PW ON L at ch:
Internal MCU :Pull Low
Ext er nal MCU : Pul l
Hi hg
10/ 30
3
33
37
77
78
88
89
99
9
IC PU
:
::
:;
;;
;<
<<
<=
==
=>
>>
>
LL
HI GH
PWM1
Pi n 96~99
GPI O
?
??
?@
@@
@A
AA
AB
BB
B5
55
5.
..
.
03
8
88
89
99
9
24
Li ne- I N f unct i on R113 N
C
CC
C
C. 0 326
Add i nv et or t o s ol ve c hi p i ni t i a l i s s ue. 0328
Add i nv et or t o s ol v e c hi p i ni t i a l i s s ue. 0328
ADC1 & ADC3 S wa p f or l a y out r eques t . 0401
Pi n 125 C96,
For R- C Reset
D
DD
D;
;;
;-
--
-.
..
.
5V_Audi o_CTR, ( ct r l power Bd)
pus h - pul l
>
>>
>,
,,
,6
66
6C
CC
CE
EE
E
Hi gh
Fi r mwar e shoul d set Pi n 55
as open- drai n
Add Buzzer Cont rol , 2008. 08. 28
U11
A T 2 4 C 16AN -10S J - 1.8
A0
1
A1
2
A2
3
GND
4
VCC
8
WP
7
SCL
6
SDA
5
Q9
NC _2N3904S
B
E C
C80
0.1U Z
C68 0.1U Z
C67
0.1U Z
R 163
NC 4.7K J
L10
Z30
R131
4.7K
R135
6.2K
C60
NC 1U K
C75
10U K
R204
100K
R133
4.7K
R 130 4.7K
R108
4.7K
R160
1K J
R1204.7K
R 134
NC _1 0M J
C62 1U K
C58
0.1U Z
R 124
NC_ 1 0K
C77
12P J
R 123
10K
C63 0.1U Z
R114
4.7K
C61
0.1U Z
C96
NC _10U K
Y1 27MHZ
R 205
1K J
U10
RTD2482D
DP_V DD/TMDS _ VDD
1
TMDS _R E XT
2
LANE 0P/R X2P_0
3
LANE 0N/R X2N_0
4
LANE 1P/R X1P_0
5
LANE 1N/R X1N_0
6
LANE 2P/R X0P_0
7
LANE 2N/R X0N_0
8
LANE 3P/R XCP_0
9
LANE 3N/R XCN_0
10
DP_G ND/TMDS _G ND
11
LANE 0P/R X2P_1
12
LANE 0N/R X2N_1
13
LANE 1P/R X1P_1
14
LANE 1N/R X1N_1
15
LANE 2P/R X0P_1
16
LANE 2N/R X0N_1
17
LANE 3P/R XCP_1
18
LANE 3N/R XCN_1
19
DP_V DD/TMDS _ VDD2
20
AVS 0
21
AHS 0
22
ADC _ V D D
23
B0-
24
B0+
25
G0-
26
G0+
27
SOG0
28
R0-
29
R0+
30
GPI/B1- /V8_7
31
GPI/B1+/ V8_6
32
ADC _ G ND
38
GPI/R 1+/V8_1
37
GPI/R 1-/V8_2
36
GPI/SOG1 / V8_3
35
GPI/G1+ /V8_4
34
GPI/G1- /V8_5
33
AUDIO_S OUTL/V 8_3/S C K /GP IO
45
S P DIF 3/A UDIO_R E F /V 8_4/W S /G P IO
44
A-ADC0/VCLK/GPIO
50
A-ADC 1/G P IO
51
A-ADC 2/G P IO
52
A-ADC 3/G P IO
53
A-ADC 4/G P IO
54
TCON[0][5]/BADC0/PW M1/P W M5/GPIO
55
TCON[1][4]/B-ADC 1/IICS CL/GP IO
56
V8_7/GP IO
41
TCON[9][11]/B-ADC2/IIC S DA/GP IO
57
TCON[7][10]/DDC S CL1/GP IO
58
TCON[3][5]/DDCS DA1/G P IO
59
VCCK
60
PGND
61
PVCC
62
TCON[1][8]/PW M2/G P IO
63
S D0/S P DIF0/TCON[0][7]/GP IO/IrDA
64
AUDIO_HOUTL/V8_1/SD0/G P IO
47
AUDIO_HOUTR /V8 _0/P W M0/GP IO
48
ABL U 7/S C K /TC O N[4][2]/G P I O /BB 3N
66
ABLU6/MC K/TCON[5][9]/G PIO/BB2P
67
ABLU5/SD0/S P DIF0/TCON[13][3]/G PIO /B B2N
68
LINE_INL/V 8_6/IICSCL/G PIO
42
ABLU 4/S PDIF1/SD1/TCO N[ 7][3]/G P IO/IIC S CL /BB1P
69
ABLU 3/S PDIF2/SD2/TCO N[ 9][11]/G P IO/IIC S DA/BB 1N
70
AB L U2 /S P DIF3/SD 3 /T C O N [10][8]/G PIO /PW M1 /PW M5/B C L K P
71
T C O N [6][1 2 ]/G P IO /PW M3 /BC L KN
72
VCC K
73
ABLU1/ G P IO/ABLU7/TXO3+_8b/TXO 4+_10b/BG 3P
74
AB L U 0 / G P IO /AB L U 6 /T X O 3 - _ 8 b/T X O 4 -_ 1 0 b/B G 3 N
75
AGR N7/G P IO/AB LU 5/TXO C +_8b/TXO 3+_10b/B G 2P
76
AG R N6 /G P IO /AB L U 4 /T X O C - _ 8 b /T X O 3 -_ 1 0 b/B G 2 N
77
AUDIO_S OUTR/V8_2/MCK/GPIO
46
PVCC
84
PGND
85
AR E D7/AG R N3/TXE 3+_8b/T XO0+_10b/B R 1P
86
LINE _INR /V 8_5/IICS DA/GP IO
43
G PIO /P WM3/TC O N[11][6]/TXE0-_10b/AG 2N
99
VCLK/AVS1
40
LS _ADC_V DD
49
MCK /TCON[7]/GP IO /AR 1P
108
GPI/V8_0/AHS1
39
XO
127
XI
128
WS /TC O N[7 ][1]/G P IO /PW M1/BB 3P
65
AGR N5/G P IO/AB LU 3/TXO 2+_8b/TXO C +_10b/B G 1P
78
AG R N 4/G P IO /ABLU2/TX O 2 - _ 8b/TX O C-_ 10b/BG 1N
79
AGR N3/G P IO/AG R N7/TXO 1+_8b/TXO2+_10b/BR 3P
80
AG R N 2/G P IO /AG R N6 /TX O 1-_ 8b/TX O 2- _ 10b/BR 3N
81
AGR N1/G P IO/AG R N5/TXO 0+_8b/TXO1+_10b/BR 2P
82
AG R N 0/G P IO /AG R N4 /TX O 0-_ 8b/TX O 1- _ 10b/BR 2N
83
AR E D6/AG R N2/TXE 3-_8b/TXO 0-_10b/BR 1N
87
ARED5/ARED7/TXEC+_8b/TXE4+_10b/AB3P
88
AR E D4/AR E D 6/TXE C -_8b/TXE 4 +_10b/AB3N
89
ARED3/ARED5/TXE2+_8b/TXE3+_10b/AB2P
90
ARED2/ARED4/TXE2-_8b/TXE3-_10b/AB2N
91
ARED1/ARED3/TXE1+_8b/TXEC+_10b/AB1P
92
AR E D0/AR E D2/TXE 1-_8b/TXE C -_10b/AB1N
93
DE NA/TX E 0+_8b/TXE 2+_10b/AC LK P
94
DHS /TX E 0-_8b/TXE 2-_10b/ACL K N
95
DC LK /GPIO /PWM0/TXE 1 +_10b/AG3P
96
DVS /G P IO/PWM1/TXE 1-_10b/AG 3N
97
G PIO /P WM2/TXE 0+_10b/AG 2P
98
G P IO /P W M4/TC O N[12][3 ]/AG 1P
100
G P IO /P W M5/TC O N[0 ]/AG 1N
101
SD3/SPDIF3/TCON[10]/GPIO/PWM0/AR3P
102
SD2/S P DIF2/TCON[8]/GPIO/IICS CL/P WM1/AR 3N
103
S D1/S P DIF 1/T C O N [5]/G P IO /IR Q /IIC S D A /A R 2P
104
SD0 /SPDIF0 /TCON[9]/ GPIO /AR2N
105
PVCC
106
PGND
107
SCK/TCON[3]/GPIO/AR1N
109
W S /T C ON [6]/G P IO /S D T
110
S D0/S P DIF 0/T C O N [4]/G P IO /S P DIF 1
111
S D1/ S P D IF 1/T C O N [9]/G P IO /W S
112
S D2/S P DIF 2/T C O N [1][1 1] /G P IO/IrDA/S C K
113
SD3/SPDIF3/TCON[13]/GPIO/VCLK/MCK
114
SPI_SCLK/SeriesData
115
SI/MCU_SCLK
116
SO/SCSB
117
CEB /IR QB
118
GPIO/PWM5/S PDIF1
119
VCCK
120
DDCSCL3/GPIO/AUX-CH_P1
121
DDCS DA3/GP IO/AUX-CH_N1
122
DDCSCL2/GPIO/AUX-CH_P0
124
DDCS DA2/GP IO/AUX-CH_N0
123
RES ETB
125
CEC/GPIO/PWM1/S P DIF2
126
G1
C59
0.1U Z
TP18
R 132
NC_ 2 7K
R 300
4.7K J
C73
1U K
R 121
10K
R1194.7K
C65 0.1U Z
U9
W 25X20VSNIG
CE#
1
SO
2
WP#
3
VSS
4
SI
5
SCK
6
HOLD#
7
VDD
8
C69 1U K
R 203
NC_ 1K J
C78
10U K
L30
Z120
C81
10U K
R 126
NC_ 1 0K
L9
Z30
R 109
NC_ 1 K
C76
12P J
C74
1U K
R 117
NC 10K
C71 1U K
R 110 4.7K
ZD5
NC_T ZMC6V2
AK
Q11
NC 2N3904S
B
E C
R 129
100
R113
NC_ 4 .7K
R136
NC_ 6.2K
R1074.7K
R105
1K
C70 1U K
R112 NC_4.7K
C64 0.1U Z
C82
0.1U Z
C66 0.1U Z
C57
1U K
Q8
2N3904S
B
E C
C 100
NC 0.1U Z
C72 1U K
C79
0.1U Z
TP17
R 161
NC 4.7K J
R 125
NC_ 1 0K
R 122
10K
R 115
10K
R 159
NC 4.7K J
R1184.7K
R162
NC 1K J
Scalar Diagram & C.B .A
36 244E2 LCD
To Next Page
Loading...
