EasyManua.ls Logo

Sony CDP-791 - SECTION 4 DIAGRAMS; IC Pin Descriptions and Block Diagram; Printed Wiring and Schematic Diagrams

Sony CDP-791
35 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SECTION
4
DIAGRAMS
IC101
(CXA1372Q)
PIN DESCRIPTIONS
PIN
NO. PIN
NAME
I/O
FUNCTION
1
VC
2.5 Volts
power
supply.
2
FGD
I
Focus
gain
adjusting
capacitor
connected
between
(2)
pin
and
(3)
pin.
3
FS3
1
Focus
gain
adjusting
capacitor
connected
between
©
pin
and
®
pin
4
FLB
I
Focus Servo
low
frequency
boost-up
capacitor'
connected.
5
FEO
0
Focus
drive
output.
6
FE-
I
Focus
error
amp
inverted
input.
7
SRCH
I
Connected
capacitor
to
making
the
focus
serch
waveform
8
TGU
1
Tracking
gain
adjusting
capacitor
connected
between
®
pin
and
®
pin
9
TG2
I
Tracking
gain
adjusting
capacitor
connected
between
®
pin
and
®
pin
10
AVCC
+
5 Volts
power
supply.
11
TAO
0
Tracking
drive
output.
12
TA-
I
Tracking
amp
inverted
input.
13
SL
+
I
Sled
amp
non-inverted
input.
14
SLO
0
Sled drive
output.
15
SL-
I
Sled
amp
non-inverted
input.
16
FSET
1
Phase
stabilizer
setting
resistor
connected.
17
ISET
I
Current
setting
resistor
connected.
18
SSTOP
I
Limit
switch
connection
port.
19
AV EE
Ground
(0V).
20
DIRC
I
Direct
control
port.
Non-connected.
21
LOCK
1
Sled
free-run
protection
is
operate
at
“L".
22
CLK
I
Serial
data
transmission
clock
input
form
digital
signal
processor.
23
XLT
I
Latch
input
from
digital
signal
processor.
24
DATA
I
Serial
input
from
digital
signal
processor.
25
SENS
0
Outputs
internal
state
corresponding
to
address.
26
XRST
1
System
reset
input.
Reset
at
"L".
27
C.
OUT
0
Tracking
counter
output.
28
D
GND
Digitel
ground.
Grounded
29
MIRR
0
Mirror
output
digital
signal
processor.
30
DFCT
0
Deflect
output.
Deflect
at "H".
31
ASY
I
Auto
symmetry
control
input.
32
EFM
0
EFM
Comparator
output.
33
FOK
0
Focus
OK.
34
CC2
I
Deflect
bottom
hold
input.
35
CC1
0
Deffect
bottom
hold
output.
36
DV
CC
+
5 Volts
power
supply.
37
CB
1
Deffect
bottom
hold
capacitor
connected.
38
CP
1
Mirror
hold
capacitor
connected.
39
RF!
1
RF
Signal
input
(Capacitance
coupled).
40
RFO
I
RF
Signal
input
(Direct
Coupled).
41
DV
EE
Grounded
(0V).
42
TZC
1
Tracking
Zero-cross
comparator
input.
43
TE
I
Tracking
error
amp
input.
44
TDFCT
I
Deffect
correction
hold
capacitor
connected
45
ATSC
1
Anti-shock
input.
46
FZC
1
Focus
Zero-cross
comparator
input.
47
FE
I
Focus
error
input.
48
FDFCT
I
Deffect
correction
hold
capacitor
connected.

Related product manuals