WM8804 Production Data
w
PD Rev 4.1 September 2007
52
REGISTER MAP
The complete register map is shown below. The detailed description can be found in the relevant text of the device description. The
WM8804 can be configured using the Control Interface. Any unused bits which are not specified should be set to ‘0’ . Not all
registers can be read. Only the device ID (registers R0, R1 and R2) and the status registers can be read. These status registers
are labelled as “read only”.
REGISTER NAME
ADDRESS
[0:7] B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT
R0
RST/DEVID
1 00 write: RESET read: DEVICEID[7:0] -
R1 DEVID2 01 DEVICEID[15:8] read only
R2 DEVREV 02 0 0 0 0 DEVREV[3:0] read only
R3 PLL1 03 PLL_K[7:0] 00100001
R4 PLL2 04 PLL_K[15:8] 11111101
R5 PLL3 05 0 0 PLL_K[21:16] 00110110
R6 PLL4 06
TXVAL_
OVWR TXVAL_SF1 TXVAL_SF0 PRESCALE PLL_N[3:0] 00000111
R7 PLL5 07 0 0 CLKOUTDIV[1:0] MCLKDIV FRACEN FREQMODE[1:0] 00010110
R8 PLL6 08 MCLKSRC ALWAYSVALID FILLMODE CLKOUTDIS CLKOUTSRC 0 0 0 00011000
R9 SPDMODE 09 1 1 1 1 1 1 1 SPDIFINMODE 11111111
R10 INTMASK 0A MASK[7:0] 00000000
R11 INTSTAT 0B Interrupt Status read only
R12 SPDSTAT 0C S/PDIF Status read only
R13 RXCHAN1 0D RX Channel Info 1 read only
R14 RXCHAN2 0E RX Channel Info 2 read only
R15 RXCHAN3 0F RX Channel Info 3 read only
R16 RXCHAN4 10 RX Channel Info 4 read only
R17 RXCHAN5 11 RX Channel Info 5 read only
R18 SPDTX1 12 CHSTMODE[1:0] DEEMPH[2:0] CPY_N AUDIO_N CON/PRO 00000000
R19 SPDTX2 13 CATCODE[7:0] 00000000
R20 SPDTX3 14 CHNUM2[1:0] CHNUM1[1:0] SRCNUM[3:0] 00000000
R21 SPDTX4 15 TXSTATSRC TXSRC CLKACU[1:0] FREQ[3:0] 01110001
R22 SPDTX5 16 ORGSAMP[3:0] TXWL[2:0] MAXW L 00001011
R23 GPO0 17 0 1 1 1 GPO0[3:0] 01110000
R24 GPO1 18 0 1 0 1 GPO1[3:0] 01010111
R25 19 0 0 1 1 0 1 1 0 00110110
R26 GPO2 1A GPO2[3:0] 0 0 1 0 01000010
R27 AIFTX 1B 0 0 AIFTX_LRP AIFTX_BCP AIFTX_WL[1:0] AIFTX_FMT[1:0] 00000110
R28 AIFRX 1C 0 AIF_MS AIFRX_LRP AIFRX_BCP AIFRX_W L[1:0] AIFRX_FMT[1:0] 00000110
R29 SPDRX1 1D SPD_192K_EN WL_MASK 0 WITHFLAG CONT READMUX[2:0] 10000000
R30 PW RDN 1E 0 0 TRIOP AIFPD OSCPD SPDIFTXPD SPDIFRXPD PLLPD 00000111
Table 57 WM8804 Register Map
To Next Page
Loading...