3-12 Chapter 3
CPU & PCI Bus Control:
Click <Enter> key to enter its submenu:
PCI1 Master 0 WS Write / PCI2 Master 0 WS Write:
When set to [Enabled], writes to the PCI1 or PCI2 bus are executed with zero wait
state (immediately) when PCI bus is ready to receive data. If it is set to [Disabled], the
system will wait one state before data is written to the PCI bus.
PCI1 Post Write / PCI2 Post Write:
The options are [Enabled] and [Disabled].
Vlink 8X Support:
This item enables the VLink 8X transfer speed between North Bridge and South
Bridge.
PCI Delay Transaction:
Leave this item to its default [Disabled] setting to support compliance with PCI
specification version 2.2.
VA-10/VA-11
To Next Page
Loading...
