Altera DE1 - Page 35

DE1 User Manual
33
Figure 4.10. Schematic diagram of the expansion headers.
Signal Name FPGA Pin No.
Description
GPIO_0[0] PIN_A13 GPIO Connection 0[0]