EasyManua.ls Logo

Aphex Studio Dominator 700 - Output Line Amplifier; Automatic Limit Threshold (ALT) Circuit; Transient Enhancement Circuit (TEC); Metering Circuit

Aphex Studio Dominator 700
50 pages
Save Page as PDF
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
stage.
9.7
OUTPUT
LINE AMPLIFIER
Twin
inverting
driver
stages
are
used
to
drive
the
output
jack
with
low
source
impedance
and
high
output
current
capability.
Switch
5102
selects
the
output
configuration
to
balanced
or
unbalanced
mode.
In
balanced
mode,
the
gain
of
each
driver
is
unity
and
pins
2
and
3
of
the
output
connector
are
driven
in
phase
with
the
input
connector
signal.
In
the
unbalanced
mode,
S102
shorts
pin
2
to
ground,
disconnects
the
pin
2
driver
stage,
and
doubles
the
gain
of
the
pin
3
driver
stage
to
restore
correct
output
voltage
swing.
U104A/B
operates
as
a
high
speed
current
boosted
amplifier
capable
of
driving
low
impedance
loads.
Direct
coupling
is
used
to
eliminate
any
audio
baseline
shifts
which
can
disturb
the
accuracy
of
the
peak
level.
9.8
AUTOMATIC
LIMIT
THRESHOLD
(ALT) CIRCUIT
(Pat.Pending)
The
proc
sample
signal
is
sampled
and
compared
to
a
reference
voltage
by
comparator
U503.
When
peaks
on
the
proc
sample
bus
exceed
the
reference
value,
then
U503
sinks
current
into
pin
7
from
the
TEC
module
which
contains
the
remainder
of
the
ALT
circuit.
Through
a
proprietary
process
(pat.
pending)
the
ALT
signal
is
thus
produced
which
is
buffered
by
U501
and
thus
coupled
to
the
ALT
bus.
9 . 9 TRANSIENT
ENHANCEMENT
CIRCUIT
(TEC)
(Pat.
Pending}
U502A
acts
to
compare
the
instantaneous
value
of
the
proc
sample
signal
to
a
historical
average.
Pulses
thusly
generated
are
coupled
to
the
TEC
module
which
contains
computing
elements
to
create
a
control
signal.
U501
buffers
the
TEe
control
signal
and
couples
the
signal
to
the
Drive
Bus
driver
circuit.
9.10
METERING
CIRCUIT
U502B
is
a
summing
stage
which
receives
input
from
the
display
bus.
The
display
bus
receives
lIored
li
signals
representing
the
AGC
voltage
from
each
VCA
limiter
of
both
channels.
The
"oring"
is
possible
because
of
the
blocking
diodes
in
each
VCA
limiter.
R535
provides
slight
forward
bias
on
the
"oring"
diodes
to
linearize
the
function.
Current
through
R534
cancels
this
bias
offset
at
the
display
driver
output.
D507
and
D506
cause
U502
to
act
as
a
positive
polarity
amplifier
to
eliminate
any
slight
negative
output
voltage
as
may
otherwise
occur
due
to
temperature
drifts.
U506
is
a
conventional
lO-segment
L.E.D.
driver
to
provide
the
"Total
Limiting"
panel
display.
32

Table of Contents

Related product manuals