EasyManua.ls Logo

Atmel AVR ATtiny15L User Manual

Atmel AVR ATtiny15L
85 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #35 background imageLoading...
Page #35 background image
35
ATtiny15L
1187H–AVR–09/07
1. In the same operation, write a logical “1” to WDTOE and WDE. A logical “1” must
be written to WDE even though it is set to one before the disable operation starts.
2. Within the next four clock cycles, write a logical “0” to WDE. This disables the
Watchdog.
Bits 2..0 – WDP2, WDP1, WDP0: Watchdog Timer Prescaler Bits 2, 1, and 0
The WDP2, WDP1 and WDP0 bits determine the Watchdog Timer prescaling when the
Watchdog Timer is enabled. The different prescaling values and their corresponding
time-out periods are shown in Table 15.
Table 15. Watchdog Timer Prescale Select
WDP2 WDP1 WDP0 Time-out Period
0 0 0 16K cycles
0 0 1 32K cycles
0 1 0 64K cycles
0 1 1 128K cycles
1 0 0 256K cycles
1 0 1 512K cycles
1 1 0 1,024K cycles
1 1 1 2,048K cycles

Table of Contents

Other manuals for Atmel AVR ATtiny15L

Question and Answer IconNeed help?

Do you have a question about the Atmel AVR ATtiny15L and is the answer not in the manual?

Atmel AVR ATtiny15L Specifications

General IconGeneral
Architecture8-bit AVR
Flash Memory1 KB
SRAM64 Bytes
I/O Pins6
ADC Channels4
Temperature Range-40°C to +85°C
Operating Voltage2.7V - 6.0V
Timers1 x 8-bit
Package8-pin PDIP, SOIC

Summary

Features

Non-volatile Program and Data Memories

1K Byte Flash Program Memory and 64 Bytes EEPROM.

Description

Block Diagram

Pin Descriptions

ATtiny15L Architectural Overview

The General Purpose Register File

Details the 32 general purpose working registers and their access.

The ALU - Arithmetic Logic Unit

Explains the Arithmetic Logic Unit's operation and integration.

The Flash Program Memory

Describes the 1K byte Flash memory, its organization and endurance.

Reset and Interrupt Handling

Interrupt Handling

External Interrupt

Pin Change Interrupt

The MCU Control Register – MCUCR

Sleep Modes

Defines Idle, ADC Noise Reduction, and Power-down modes.

Tuneable Internal RC Oscillator

Timer/Counters

The Timer/Counter0 Prescaler

Details prescaler options for Timer/Counter0.

The Timer/Counter1 Prescaler

Details prescaler options for Timer/Counter1.

The 8-bit Timer/Counter0

Explains Timer/Counter0 operation, clock sources, and control.

The 8-bit Timer/Counter1

Describes Timer/Counter1, including PWM capabilities.

The Watchdog Timer

EEPROM Read/Write Access

Preventing EEPROM Corruption

Techniques to avoid data corruption during low voltage or reset.

The Analog Comparator

The Analog-to-Digital Converter, Analog Multiplexer, and Gain Stages

I/O Port B

Memory Programming

Electrical Characteristics

Absolute Maximum Ratings

Specifies limits beyond which damage may occur.

Typical Characteristics

ATtiny15L Register Summary

ATtiny15L Instruction Set Summary

Ordering Information

Packaging Information

Related product manuals