Motorola T720 - Memory

15 16
9
12 13
6 7
10 11
7 8
14
17
D3
E3
F2
D6
E6
F6
D4
C6 A7 A3 C3 C1 D1 B6 B5 A6 C5 C4 B2 A2 C2 A1 B1
8 5
9
10 11
RAM
DATA
ADDRESS
D (0:15)
ROM_CS2_N RD_N
WE_N RESOUT_N
A (1:22)
U1202
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
A10
A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21
EN_WP
EN_RP
EN_WE
EN_OE EN_CE
VPP
VCC
VCCQ
GND2
GND1
E7
F7
D5 E5
F4 E4
3 2
E2
0 1
2 3
4
15
14 13
12
E8
F1
A4
F5E1
D7
F8
B3
B4
A5
D8
C8
B8 C7
A8 B7
1 2 3
4 5
6
22
21 20
19
18
MEMORY
REF 1200-1206
9
10
13 14 11 12
7 8 9
10
8
E6
E1
D6
D1
E3
C4 D4 H2 H3
H4 H5 G3
7
15
11
5 6
MEMORY:A22
This document is propriety of MOTOROLA and it should be return if not used . Distribution and copies of this document are not allowed with out MOTOROLA approval.
BOARD - P6.0
U1000
U1202
U1203
U3000
U1201
U150
U2000
U2101
Y240
U200
U401
U101
FL121
FL24
U31
J5201
CR3100
C4003
C4002
Q4001
R4001
R4004
C4001
R4006
C410
U194
FL501
C216
C214
L203 L201
L209
C220
C221
C217
C210
C209
CR202
L207
R204
R203
C215 L210
C211
C411
L202
C202
FL200
C218
C227
C208
C233
L200
C121
C112
R109
L122
C123
C122
C129
R121
L121
C120
L113
R103
C114
L111
L109
L110
C113
L107
L105
L104
L103
L106
C109
C107
C108
L141
L140
C142
R141
C106
C110
C111
C104
L108
C103
C105
L130
C141 C140
L131 R131
C125
C128 C127
C144
C146
FL102
FL131
FL141
C103
C160
C153
C161
L161
C158 C154
C160
C152
R152
C155
CR150
R150
R151
C151
L123
C165
L150
C158
C243
R240
C201
C203
R1010
C1000
C1016
C1010
R1011
R1003
C1011
C1002
C1004
C1005
C1003
R1000
C1204
C1009
Q1001
C1014
C1013
R1002
C1012
R1008
C1007
C1015
R4013
C4016
R4014
C4014
C1001
C4015
C4018
C4004
C4017
C1006
Y1000
C2022
C2017
C2002
R2006
C2020
C2016
C2021
C2003
R2011
C2102
C2010
C2014
C2009
C2011
Y2000
C2104
R4002
R4019
R3000
C1206
C3000
C3001
C4020
R4008
SRAM
ADDRESS
DATA
12V_FLAS
H
VREG_MSMP
U1201
RD_N WE_N
RAM_CS1_N
UB_N LB_N
VREG_MSMP
VREG_MSMP
A17 FROM PM
A17 FROM PM
A17 FROM PM
12V_FLASH
108
15 16
9
12 13
6 7
10 11
7 8
14
17
D3
E3
F2
D6
E6
F6
D4
C6 A7 A3 C3 C1 D1 B6 B5 A6 C5 C4 B2 A2 C2 A1 B1
8 5
9
10 11
RAM
DATA
ADDRESS
D (0:15)
ROM_CS2_N RD_N
WE_N RESOUT_N
A (1:22)
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
A10
A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21
EN_WP
EN_RP
EN_WE
EN_OE EN_CE
VPP
VCC
VCCQ
GND2
GND1
E7
F7
D5 E5
F4 E4
3 2
E2
0 1
2 3
4
15
14 13
12
E8
F1
A4
F5E1
D7
F8
B3
B4
A5
D8
C8
B8 C7
A8 B7
1 2 3
4 5
6
22
21 20
19
18
D1203
C1204
BGND
BGND BGND
C2101 C1202
BGND BGND
U1202
C1205
BGND
BGND
BGND
C1206
NC
NC
H6
IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 IO9 IO10 IO11 IO12 IO13 IO14 IO15 IO16
A19
A18
EN_OE
EN_WE
CS1
CS2
UB
LB
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
A10 A11 A12 A13 A14 A15 A16 A17
VCC2
VCC1
VSS3
VSS2
VSS1
A (1:23)
F3
G
B6
C5 C6
5
0 1 3
4
2
12 13
14
15
D (0:15)
A2 G5 B5 A6 B2 A1 A3 A4 A5 B3 B4 C3
F4 E4 D3 H1 G2
20 19 18 17 16
6 5 4 3 2 1