Panasonic DMR-E55P

INITIAL/LOGO ABBREVIATIONS
X X
XALE
XAREQ
XCDROM
XCS
XCSYNC
XDS
XHSYNCO
XHINT
XI
XINT
XMW
XO
XRE
XSRMCE
XSRMOE
XSRMWE
XVCS
XVDS
XVSYNCO
X' TAL
X ADDRESS LATCH ENABLE
X AUDIO DATA REQUEST
X CD ROM CHIP SELECT
X CHIP SELECT
X COMPOSITE SYNC
X DATA STROBE
X HORIZONTAL SYNC OUTPUT
XH INTERRUPTREQUEST
X' TAL OSCILLATOR INPUT
X INTERRUPT
X MEMORY WRITE ENABLE
X' TAL OSCILLATOR OUTPUT
X READ ENABLE
X SRAM CHIP ENABLE
X SRAM OUTPUT ENABLE
X SRAM WRITE ENABLE
X V-DEC CHIPSELECT
X V-DEC CONTROL BUS
STROBE
X VERTICAL SYNC OUTPUT
18. Block Diagram
18.1. Power Supply Block Diagram
18.2. Analog Video Block Diagram
18.3. Analog Audio Block Diagram
18.4. Timer Block Diagram
18.5. Digital Block Diagram
18.6. Digital Block IC Pin Terminal Chart (TC1-18)
19. Schematic Diagram
19.1. Interconnection Schematic Diagram
19.2. Main Power Schematic Diagram
19.3. Sub Power Section (Main P.C.B. (1/5)) Schematic Diagram (P)
42