EasyManua.ls Logo

Panasonic TC-L32C5

Panasonic TC-L32C5
37 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
16
IC
block
diagram
1. Zoran ZR748
Integrated Digital & Analog Demodulator
• 8VSB/QAM-B
• NTSC/BTSC/A2K
Video Inputs
• Three (3) 1080p HDMI (v1.4a/DC)*
• One (1) 1080p YPbPr
• One (1) VGA, up to WUXGA resolution
• Two (2) CVBS*, One (1) S-Video
Audio Inputs
• Five (5) stereo L/R line-level*
Internal Video/Audio Processing
• NTSC video decoder
• MPEG-2 decoder
• 10-bit video processing
• 1080i motion-adaptive de-interlacer
• ACM-2D color processor
• Graphics blending/overlay
• Audio DSP
Video Outputs
• Dual-channel LVDS (1080p, up to 10bpp)
• miniLVDS & RSDS (6/8bpp, up to 330MHz)
• LCD panel timing control signals (TCON)
Audio Outputs
• One (1) stereo L/R DDX differential
• One (1) stereo L/R single-ended DDX
• Optional up-to-four (4) more single-ended DDX
• Optional up-to-three (3) I2S stereo pairs
• One (1) S/PDIF
System Processors & Interfaces
• 300MHz system CPU
• TV microcontroller for standby mode
• One (1) USB 2.0
External SPI Flash Memory: 2-16MByte
• 2-4MB typical for ATSC DTV application
External 16-bit DDR2 Required
• DDR2-800 for most design configurations
• DDR2-1066 for 1080p with overdrive designs

Other manuals for Panasonic TC-L32C5

Related product manuals