EasyManuals Logo
Home>Sinclair>Desktop>ZX Spectrum 128

Sinclair ZX Spectrum 128 Service Manual

Sinclair ZX Spectrum 128
39 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #16 background imageLoading...
Page #16 background image
Sinclair ZX Spectrum Service Manual
Spectrum For Everyone https://spectrumforeveryone.com/
16
1.7 PROGRAMMABLE SOUND GENERATOR
The audio from the sound generator IC32 is derived from a master clock input supplied by the ULA,
controlled and shaped in accordance with instruction codes loaded by the Z80 into 14 internal byte wide
registers (see below).
Register
Bit
B7
B6
B5
B4
B3
B2
B1
B0
R0
Channel A Tone Period
8-bit Fine Tune A
R1
4-bit Coarse Tune A
R2
Channel B Tone Period
8-bit Fine Tune B
R3
4-bit Coarse Tune B
R4
Channel C Tone Period
8-bit Fine Tune C
R5
4-bit Coarse Tune C
R6
Noise Period
5-bit Period Control
R7
/Enable
/IN OUT*
/Noise
/Tone
IOB
IOA
C
B
A
C
B
A
R10
Channel A Amplitude
M
L3
L2
L1
L0
R11
Channel B Amplitude
M
L3
L2
L1
L0
R12
Channel C Amplitude
M
L3
L2
L1
L0
R13
Envelope Period
8-bit Fine Tune Envelope Period
R14
8-bit Coarse Tune Envelope Period
R15
Envelope Shape/Cycle
CONT
ATT
ALT
HOLD
R16
I/O Port A Data Store
8-bit Parallel I/O on Port A*
R17
I/O Port B Data Store
8-bit Parallel I/O on Port B*
* RS232/MIDI interface (see below)
The Z80 specifies a register by loading the data bus while writing to address FFFD
H
in the I/O space. DA3-
DA0 supply the octal address between 0 and 15, DA7-DA4 should be all zero. (In the address mode, DA7-
DA4 with IC32 pin 17 strapped high externally, are decoded in IC32 to provide a chip select signal). The
instruction code is then written to the register by writing to address BFFD
H
.
BC1 and BDIR, decoded in D26,27 from PSG, A14 and RDL, define the type of write operation for the
sound generator as follows:
PSG
A14
/RD
BDIR
BC1
I/O Address
Operation
0
X
X
0
0
-
Inactive
1
1
1
1
1
FFFD
H
Write Address
1
0
1
1
0
BFFD
H
Write Data
1
1
0
0
1
FFFD
H
Read Data
* RS232C/MIDI interface (see below)
PSG is decoded in IC29 from /IORQ with /RD or /WR (I/O read/write cycle) and ZA1 = 0 and ZA15 = 1
(address FFFD
H
with A14 high; address BFFD
H
with A14 low).

Other manuals for Sinclair ZX Spectrum 128

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Sinclair ZX Spectrum 128 and is the answer not in the manual?

Sinclair ZX Spectrum 128 Specifications

General IconGeneral
BrandSinclair
ModelZX Spectrum 128
CategoryDesktop
LanguageEnglish

Related product manuals