EasyManua.ls Logo

Supermicro X10SDV-TLN4F - BIOS Chipset Configuration

Supermicro X10SDV-TLN4F
111 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 4: AMI BIOS
4-11
SAPM Control
This feature indicates whether the PCU should control the System Agent
PM using its power-performance tuning algorithm. The options are Enable
and Disable.
Energy Efcient Turbo
Use this feature to enable energy efcient turbo mode. The options are En-
able and Disable.
DRAM RAPL Conguration
DRAM RAPL Extended Range
Use this feature to set the DRAM Running Average Power Limit (RAPL)
Extended Range. The options are Disable and Enable.
Chipset Conguration
Warning: Setting the wrong values in the following features may cause the system
to malfunction.
North Bridge
This feature allows the user to congure the following North Bridge settings.
IIO Conguration
EV DFX (Device Function On-Hide) Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a
processor will always remain clear during electric tuning. The options are Dis-
able and Enable.
IIO1 Conguration
M.2 PCI-E 3.0 X4
This item congures the link speed of the PCI-E port specied by the user. The
options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5 GT/s) and
Gen 3 (Generation 3) (8 GT/s).
SLOT 7 PCI-E 3.0 X16)
This item congures the link speed of the PCI-E port specied by the user. The
options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5 GT/s) and
Gen 3 (Generation 3) (8 GT/s).

Table of Contents

Related product manuals