Xilinx SmartLynq Plus

• For more informaon on adding HSDP to Versal ACAP designs, seethe Versal ACAP Design
Guide (UG1273).
Chapter 9: HSDP Target Interface
UG1514 (v1.0) March 8, 2021 www.xilinx.com
SmartLynq Module+ 34
Send Feedback