EasyManua.ls Logo

Yamaha RX-A710 - Page 81

Yamaha RX-A710
171 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Pin No. Port Name Function Name
ON
Detail of Function
I/O Logic
29 B9 PH5/ND_D5/ETXD0/HOST_D5 RMII_TXD0 O Data PHY: RMII TXD0
30 B10 PH6/ND_D6/ERXD0/HOST_D6 RMII_RXD0 I Data PHY: RMII RXD0
31 B11 PH7/ND_D7/ETXD1/HOST_D7 RMII_TXD1 O Data PHY: RMII TXD1
32 B12
PH9/%SPISEL5%/ETXD2/HOST_
D9/TACLK3
SPI_N_ON O Data R32C to/from Blackfin SPI_I/F switch control (L: active, H: off)
33 B13
PH11/%ND_WE%/ETXD3/HOST_
D11
PHY_N_100M O Data PHY_SPEED
34 B14
PH12/%ND_RE%/ERXD3/HOST_
D12
PHY_N_RST O H act PHY Rset (L: reset)
35 B15
PH13/%ND_BUSY%/ERXCLK/
HOST_D13
USB_PWR O H act USB vbus power Control (H: power on)
36 B16 PH14/ND_CLE/ERXDV/HOST_D14 BF_MT O H act Mute output to R32C
37 B17 PH15/ND_ALE/COL/HOST_D15 USB_OC_FLG I H act USB vbus over current flag (R32C to BF)
38 B18 /RESET BF_N_RST I Lact CPU reset
39 B19 /NMI
40 B20 GND
41 C1
PF5/PPI_D5/TSCLK0/ND_D5A/
TACLK1
BF_BCK0 I Clock I2S0 BCK input
42 C2
PF6/PPI_D6/DT0SEC/ND_D6A/
TACI0
USB_MSEL O Data I2S (USB) master clock select
43 C19 CLKBUF (USB_REFCLK) CPU clock buffered output
44 C20 USB_ID USB_ID I Data USB ID
45 D1 PF3/PPI_D3/DT0PRI/ND_D3A BF_SDO0 O Data I2S0 data output
46 D2
PF4/PPI_D4/TFS0/ND_D4A/TA-
CLK0
BF_WCK0 I Clock I2S0 WCK input
47 D19 VDDUSB
48 D20 USB_RSET ---
49 E1 PF1/PPI_D1/RFS0/ND_D1A NET_FSSEL O Data I2S (NET) FS select
50 E2 PF2/PPI_D2/RSCLK0/ND_D2A R32C_N_INT I L act Interrupt input from R32C
51 E19 USB_VBUS USB_VBUS I - USB_VBUS
52 E20 USB_DP USB_DP B Data USB Data D+
53 F1 PF0/PPI_D0/DR0PRI/ND_D0A NET_MSEL O Data I2S (NET) master clock select
54 F2 PPI_FS1/TMR0 ---
55 F19 VRSEL/VDDEXT
56 F20 USB_DM USB_DM B Data USB data D-
57 G1
PG15/TFS0A/MII PHYINT/RMII
MDINT/HOST_CE
RMII_MDINT RMII management
58 G2 PPI_CLK/TMRCLK
59 G7 VDDEXT
60 G8 VDDEXT
61 G9 VDDEXT
62 G10 VDDEXT
63 G11 VDDEXT
64 G12 VDDINT
65 G13 VDDINT
66 G14 VDDINT
67 G19 SS//PG
68 G20 VDDUSB
69 H1
PG13/DMAR0/UART1RXA/HOST_
ADDR/TACI2
NCPU_MOSI I Data UART input R32C to Blackfin
70 H2
PG14/TSCLK0A1/MDC/%HOST_
RD%
PHY_MDC PHY MDC
71 H7 VDDEXT
72
H8 VDDEXT
73 H9 GND
74 H10 GND
75 H11 GND
76 H12 GND
77 H13 GND
78 H14 VDDINT
79 H19 USB_VREF O -
80 H20 VROUT/EXT_WAKE1 VROUT O PWM
81 J1 PG11/TMR7/%HOST_WR% NCPU_N_INT O L act Interrupt to BF to R32C
82 J2
PG12/DMAR1/UART1TXA/HOST_
ACK
NCPU_MISO O Data UART output Blackfin to R32C
83 J7 VDDEXT
84 J8 VDDEXT
85 J9 GND
81
RX-V671/HTR-6064/RX-A710
RX-V671/HTR-6064/
RX-A710
DRAFT