EasyManua.ls Logo

Abit UL8 - Advanced Chipset Features Configuration

Abit UL8
72 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
BIOS Setup 3-9
3-4. Advanced Chipset Features
Phoenix – Award WorkstationBIOS CMOS Setup Utility
Advanced Chipset Features
DRAM Configuration Press Enter Item Help
M1689 Configuration Press Enter
AGP Configuration Press Enter
HyperTransport Config Press Enter
Init Display First PCI Slot
↑↓:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults
# DRAM Configuration:
Click <Enter> key to enter its submenu:
Phoenix – Award WorkstationBIOS CMOS Setup Utility
DRAM Configuration
DRAM Timing Selectable Auto Item Help
X - DRAM Clock Auto
X - CAS latency Time Auto
X - Row Cycle Time Auto
X - Row Refresh Cycle Time Auto
X - RAS# to CAS# delay Auto
X - RAS# to RAS# delay Auto
X - Min RAS# Active time Auto
X - RAS# Precharge Time Auto
X - Write Recovery Time Auto
X - Write to Read Delay Auto
X - Read to Write Delay Auto
X - DRAM Command rate Auto
X - Burst Length 4 beats
X - Bank Interleaving Enabled
32 bit Dram Memory Hole Auto
MTRR mapping mode Continuous
↑↓:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults
DRAM Timing Selectable:
This item selects the DRAM timing mode. When set to “By SPD”, the BIOS will read the DRAM module
SPD data and automatically set to the values stored in it. Leave this item to its default “Auto” setting.
! DRAM Clock:
This item sets the DRAM clock of your DRAM module. The system may be unstable or unable to boot up
if your DRAM module does not support the clock you set.
User’s Manual

Related product manuals