Altera Cyclone V GX Starter Kit - Overall Structure of the C5 G Control Panel

Cyclone V GX Starter Kit
User Manual
22
www.terasic.com
June 5, 2014
Figure 2-12 HSMC loopback verification test performed under Control Panel
2
2
.
.
1
1
0
0
O
O
v
v
e
e
r
r
a
a
l
l
l
l
S
S
t
t
r
r
u
u
c
c
t
t
u
u
r
r
e
e
o
o
f
f
t
t
h
h
e
e
C
C
5
5
G
G
C
C
o
o
n
n
t
t
r
r
o
o
l
l
P
P
a
a
n
n
e
e
l
l
The C5G Control Panel is based on a Nios II Qsys system instantiated in the Cyclone V GX FPGA
with software running on the on-chip memory. The software part is implemented in C code; the
hardware part is implemented in Verilog HDL code with Qsys builder. The source code is not
available on the C5G System CD.
To run the Control Panel, users should follow the configuration setting according to Section 3.1.
Figure 2-13 depicts the structure of the Control Panel. Each input/output device is controlled by the
Nios II Processor instantiated in the FPGA chip. The communication with the PC is done via the
USB Blaster link. The Nios II interprets the commands sent from the PC and performs the
corresponding actions.