AMD Xilinx ZCU670 - Page 21

Figure 4: Zynq UltraScale+ RFSoC Top-level Block Diagram
RPU
256 KB
OCM
LPD-DMA
CSU
PMU
Processing System
Cortex-R5
32 KB I/D
128 KB TCM
Cortex-R5
32 KB I/D
128 KB TCM
4 x 1GE
APU
Cortex-A53
32 KB I/D
Cortex-A53
32 KB I/D
Cortex-A53
32 KB I/D
Cortex-A53
32 KB I/D
GIC
SCU
ACP 1 MB L2
2 x USB 3.0
NAND x8
ONFI 3.1
2 x SD3.0/
eMMC4.51
Quad-SPI
x 8
2 x SPI
2 x CAN
2 x I2C
2 x UART
GPIOs
SYSMON
MIO
Central
Switch
FPD-DMA
DisplayPort
v1.2 x1, x2
2 x SATA
v3.1
PCIe Gen2
x1, x2, or x4
SHA3
AES-GCM
RSA
Processor
System
BPU
DDRC (DDR4/3/3L, LPDDR3/4)
Programmable
Logic
128 KB RAM
PL_LPD
HP
GIC
RGMII
ULPI
PS-GTR
SMMU/CCI
GFC
USB 3.0
SGMII
Low Power Switch
To ACP
Low Power Full Power
Battery
Power
32-bit/64-bit
64-bit
M S
128-bit
M S
LPD_PL HPCHPM
GTY
Quad
GTH
Quad
DFE
100G
Ethernet
ACE
Low-latency
Peripheral Port
Low-latency
Peripheral Port
RF ADC RF DAC
X25804-100421
Chapter 3: Board Component Descriptions
UG1532 (v1.0) March 30, 2022 www.xilinx.com
ZCU670 Board User Guide 21
Send Feedback