EasyManua.ls Logo

AMD Xilinx ZCU670 - Page 46

AMD Xilinx ZCU670
94 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
OUT7: Unused
OUT8: 10 MHz
Enabled, LVCMOS (J147)
OUT9: Unused
Programmable User SI570 Clocks
[Figure 2, callouts 4, 11, and 12]
The ZCU670 board has three I2C programmable SI570 low-jier 3.3V LVDS dierenal
oscillators, one assigned to the DDR4 component memory interface bank (Bank 65 I/F C0: U47),
one assigned to the PS reference clock (Bank 503 U1.M25 PS_REF_CLK), and one assigned to
GTY131 (U48).
On power-up, the user clocks default to a pre-programmed output frequency: DDR4 I/F U47 to
300.000 MHz, PS_REF_CLK U130 to 33.333333...MHz (33 + 1/3 MHz), and GTY I/F U48 to
156.250 MHz.
User applicaons can change the output frequency of each SI570 within the range of 10 MHz to
810 MHz through the I2C1 bus interface. Power cycling the ZCU670 board reverts user clocks to
their default sengs.
These oscillators can also be reprogrammed from MSP430 system controller U38 (see TI
MSP430 System Controller on the Texas Instruments website for more system controller
informaon and the ZCU670 Evaluaon Board website for the ZCU670 System Controller GUI
Tutorial (XTP698).
DDR4 memory interface C0 (U47) SI570:
Programmable oscillator: Skyworks Soluons, Inc. (SiLabs) 570BAB001614DG (10 MHz-810
MHz, 300 MHz default)
I2C 0x5D
LVDS dierenal output
Total stability: 61.5 ppm
PS reference clock (U130) SI570:
Programmable oscillator: Skyworks Soluons, Inc. (SiLabs) SI570JAC000900DGR (10
MHz-160 MHz, 33.333333...MHz (33 + 1/3 MHz) default)
I2C 0x5D
LVCMOS single-ended output
Total stability: 61.5 ppm
Chapter 3: Board Component Descriptions
UG1532 (v1.0) March 30, 2022 www.xilinx.com
ZCU670 Board User Guide 46
Send Feedback

Related product manuals