Technical Reference Guide
Compaq Deskpro Personal Computers
Third Edition - April 2001
ix
LIST OF FIGURES
FIGURE 2–1. COMPAQ DESKPRO PERSONAL COMPUTERS WITH MONITORS ................................................2-1
F
IGURE 2–2. COMPAQ DESKPROS,FRONT VIEWS........................................................................................2-5
F
IGURE 2–3. COMPAQ DESKPROS,REAR VIEWS..........................................................................................2-6
F
IGURE 2–4. SMALL FORM FACTOR CHASSIS LAYOUT,TOP VIEW .............................................................2-7
F
IGURE 2–5. SLIM DESKTOP CHASSIS LAYOUT,TOP VIEW .........................................................................2-8
F
IGURE 2–6. CONFIGURABLE MINITOWER CHASSIS LAYOUT,LEFT SIDE VIEW (MINITOWER
CONFIGURATION
)....................................................................................................................................2-9
F
IGURE 2–7. SMALL FORM FACTOR BOARD LAYOUTS.............................................................................2-10
F
IGURE 2–8. SLIM DESKTOP OR CONFIGURABLE MINITOWER SYSTEM BOARD LAYOUT.........................2-11
F
IGURE 2–9. COMPAQ DESKPRO ARCHITECTURE,BLOCK DIAGRAM..........................................................2-13
F
IGURE 2–10. PROCESSOR ASSEMBLY AND MOUNTING............................................................................2-14
FIGURE 3–1. PROCESSOR/MEMORY SUBSYSTEM ARCHITECTURE ...............................................................3-1
F
IGURE 3–2. CELERON PROCESSOR INTERNAL ARCHITECTURE ..................................................................3-2
F
IGURE 3–3. PENTIUM III PROCESSOR INTERNAL ARCHITECTURE ..............................................................3-3
F
IGURE 3–4. SYSTEM MEMORY MAP...........................................................................................................3-7
F
IGURE 4-1. PCI BUS DEVICES AND FUNCTIONS..........................................................................................4-2
F
IGURE 4-2. CONFIGURATION CYCLE ..........................................................................................................4-4
F
IGURE 4-3. PCI CONFIGURATION SPACE MAPPING....................................................................................4-5
F
IGURE 4-4. PCI BUS CONNECTOR (32-BIT TYPE) ......................................................................................4-9
F
IGURE 4-5. AGP 1X DATA TRANSFER (PEAK TRANSFER RATE: 266 MB/S)...........................................4-11
F
IGURE 4-6. AGP 2X DATA TRANSFER (PEAK TRANSFER RATE: 532 MB/S)...........................................4-12
F
IGURE 4-7. AGP 4X DATA TRANSFER (PEAK TRANSFER RATE: 1064 MB/S).........................................4-12
F
IGURE 4-8. UNIVERSAL AGP BUS CONNECTOR.......................................................................................4-14
F
IGURE 4-9. MASKABLE INTERRUPT PROCESSING,BLOCK DIAGRAM.......................................................4-15
F
IGURE 4-10. CONFIGURATION MEMORY MAP..........................................................................................4-23
F
IGURE 4-11. SMALL FORM FACTOR FAN CONTROL BLOCK DIAGRAM .....................................................4-37
F
IGURE 4-12. SLIM DESKTOP/CONFIGURABLE MINITOWER FAN CONTROL BLOCK DIAGRAM ..................4-37
F
IGURE 5-1. 40-PIN PRIMARY IDE CONNECTOR (ON SYSTEM BOARD)........................................................5-3
F
IGURE 5-2. 34-PIN DISKETTE DRIVE CONNECTOR. ....................................................................................5-7
F
IGURE 5-3. SERIAL INTERFACE CONNECTOR (MALE DB-9 AS VIEWED FROM REAR OF CHASSIS)..............5-8
F
IGURE 5-4. COM1 SERIAL INTERFACE HEADER (SMALL FORM FACTOR SYSTEM BOARD ONLY)..............5-9
F
IGURE 5-5. PARALLEL INTERFACE CONNECTOR (FEMALE DB-25 AS VIEWED FROM REAR OF CHASSIS).5-15
F
IGURE 5-6. 8042-TO-KEYBOARD TRANSMISSION OF CODE EDH,TIMING DIAGRAM..............................5-16
F
IGURE 5-7. KEYBOARD OR POINTING DEVICE INTERFACE CONNECTOR ..................................................5-21
F
IGURE 5-8. USB I/F, BLOCK DIAGRAM ...................................................................................................5-22
F
IGURE 5-9. USB PACKET FORMATS.........................................................................................................5-23
F
IGURE 5-10. UNIVERSAL SERIAL BUS CONNECTOR .................................................................................5-25
F
IGURE 5-11. AUDIO SUBSYSTEM FUNCTIONAL BLOCK DIAGRAM ...........................................................5-27
F
IGURE 5-12. AC’97 LINK BUS PROTOCOL ...............................................................................................5-28
F
IGURE 5-13. AD1881 AUDIO CODEC FUNCTIONAL BLOCK DIAGRAM ....................................................5-29
F
IGURE 5-14. NETWORK INTERFACE CONTROLLER BLOCK DIAGRAM ......................................................5-32
F
IGURE 5-15. ETHERNET TPE CONNECTOR (RJ-45, VIEWED FROM CARD EDGE)......................................5-36
F
IGURE 5-16. REMOTE SYSTEM ALERT IMPLEMENTATION (GENERIC REPRESENTATION).........................5-37
F
IGURE 5-17. RSA LOGIC,BLOCK DIAGRAM............................................................................................5-37
FIGURE 6-1. 815E-BASED GRAPHICS,BLOCK DIAGRAM .............................................................................6-2
F
IGURE 6-2. 82815 GMCH INTEGRATED GRAPHICS SUBSYSTEM ..............................................................6-3
F
IGURE 6-3. NVIDIA TNT2 PRO GRAPHICS SUBSYSTEM.............................................................................6-6
To Next Page
Loading...
