Denon DN-S1200 - Attiny2313-20 Mu (Ic405); ATTINY2313-20 MU Terminal Function

45
DN-S1200
ATTINY2313-20MU (IC405)
ATTINY2313-20MU Terminal Function
Pin No. Pin Name Symble I/O Function
1 TXD PS2RX O TXD USART Cereal output
2 PA1 PA1 I General-purpose port OPEN
3 CLK1 PS2MCK I CLKCPU CPU Clock (16.934MHz)
4 INT0/PD2 CHG1. I INT/General-purpose port B6TS-04 encroaching input
5 INT1/PD3 CLK I/O General-purpose port PS2 keyboard clock input/output
6 PD4 DATA I/O General-purpose port PS2 keyboard data input/output
7 PD5 PD5 I General-purpose port OPEN
8GND GND GGND GND
9 PD6 PD6 I General-purpose port OPEN
10 PB0 PB0 I General-purpose port OPEN
11 PB1 SD1. I/O General-purpose port B6TS-04 Cereal data input/output
12 PB2 B6SCK1. O General-purpose port B6TS-04 Cereal data clock output
13 PB3 /SCS1. O General-purpose port B6TS-04 Cereal chip select output
14 PB4 PB4 O General-purpose port OPEN
15 PB5/MOSI PS2TX I General-purpose port Cereal data input
16 PB6/MISO AVRINT O General-purpose port Device interrupt output
17 PB7/SCK BOOTCLK I General-purpose port Cereal clock
18 VCC VCC P Power supply for in Digital +3.3V
19 RST PS2RST I RESET CPU RESET
20 RXD PS2TX I RXD USART Cereal output
1
2
3
4
5
15
14
13
12
11
20 19 18 17 16
6 7 8 9 10
(TXD) PD1
XTAL2) PA1
(XTAL1) PA0
(CKOUT/XCK/INT0) PD2
(INT1) PD3
(T0) PD4
(OC0B/T1) PD5
GND
(ICP) PD6
(AIN0/PCINT0) PB0
PB5 (MOSI/DI/SDA/PCINT5)
PB4 (OC1B/PCINT4)
PB3 (OC1A/PCINT3)
PB2 (OC0A/PCINT2)
PB1 (AIN1/PCINT1)
PD0 (RXD) PA2 (RESET/dW) VCC PB7 (UCSK/SCK/PCINT7) PB6 (MISO/DO/PCINT6)