EasyManua.ls Logo

Denon DRA-F101 - Semiconductors; IC μPD780208 GF-142-3 BA Terminal Function

Denon DRA-F101
37 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
8
DRA-F101
P12/ANI2
P11/ANI1
P10/ANI0
AV
DD
AV
REF
P03/INTP3
P02/INTP2
P01/INTP1
P00/INTP0/TI0
Vss
P74
P73
P72
P71
P70
V
DD
P127/FIP52
P126/FIP51
P125/FIP50
P124/FIP49
FIP0
FIP1
FIP2
FIP3
FIP4
FIP5
FIP6
FIP7
FIP8
FIP9
FIP10
FIP11
FIP12
P80/FIP13
P81/FIP14
P82/FIP15
P83/FIP16
P84/FIP17
P85/FIP18
P86/FIP19
V
DD
P37
P36/BUZ
P35/PCL
P34/TI2
P33/YI1
P32/TO2
P31/TO1
P30/TO0
RESET
X2
X1
IC
XT2
P04/XT1
V
DD
P27/SCK0
P26/SO0/SB1
P25/SI0/SB0
P24/BUSY
P23/STB
P22/SCK1
P21/SO1
P20/SI1
AVss
P17/ANI7
P16/ANI6
P15/ANI5
P14/ANI4
P13/ANI3
P87/FIP20
V
LOAD
P90/FIP21
P91/FIP22
P92/FIP23
P93/FIP24
P94/FIP25
P95/FIP26
P96/FIP27
P97/FIP28
P100/FIP29
P101/FIP30
P102/FIP31
P103/FIP32
P104/FIP33
P105/FIP34
P106/FIP35
P107/FIP36
P110/FIP37
P111/FIP38
P112/FIP39
P113/FIP40
P114/FIP41
P115/FIP42
P116/FIP43
P117/FIP44
P120/FIP45
P121/FIP46
P122/FIP47
P123/FIP48
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
21
22
23
24
25
26
27
28
29
30
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
SEMICONDUCTORS
IC’s
µµ
µµ
µPD780208GF-142-3BA (IC901)
µµ
µµ
µPD780208GF-142-3BA Terminal Function
1VDD +5V –––––––Positive power
2 P37 RL HP O Lv Z H Headphone relay output
3 P36/BUZ LED-G O Z H L Power on LED drive output
4 P35/PCL LED-R O Z H L Standby LED drive output
5 P34/TI2 _MD OUT O Z Pu L L Rec out MD switching SW, L: REC OUT ON
6 P33/TI1 _TAPE OUT O Z Pu L L Rec out TAPE switching SW, L: REC OUT ON
7 P32/TO2 NC O Z Pu L L Not used
8 P31/TO1 NC O Z Pu L L Not used
9 P30/TO0 TU/_PHONO O Z L L Tuner/Phono switching output, L: PHONO, H: OTHERS
10 RESET RESET I L µcom reset input
11X2 X2 –––––––X’tal connection for main clock oscillation
12 X1 X1 I X’tal connection for main clock oscillation 4.19MHz
13IC IC –––––––Internal connection, connect directly to Vss
14XT2 XT2 –––––––X’tal connection for sub-clock oscillation, not used: NC
15 P04/XT1 P04/XT1 I Z
X’tal connection for sub-clock oscillation, not used: connect to Vss or VDD
16 VDD VDD –––––––Positive power
17 P27/SCK0 DB_CLK O Z H DENON bus clock output
18 P26/SO0/SB1 DB_TXD O Z H DENON bus data output
19 P25/SI0/SB0 DB_RXD I Ed Z DENON bus data input
20 P24/BUSY RDSRST O Z L H RDS IC reset output
21 P23/STB DATA_CE O Z H L Data bus (PLL, VOL, RDS IC common) chip enable output
22 P22/SCK1 DATA_CLK O Z H Data bus (PLL, VOL, RDS IC common) clock output
23 P21/SO1 DATA_TXD O Z H Data bus (PLL, VOL, RDS IC common) data output
24 P20/SI1 DATA_RXD I Ed Z Data bus (PLL, VOL, RDS IC common) data input
25AVSS AVSS –––––––Ground potential of A/D converter
26 P17/ANI7 NC O Z Pu L Not used
27 P16/ANI6 NC O Z Pu L Not used
28 P15/ANI5 V-STB O Z H L LC75343M IC strobe output
29 P14/ANI4 NC O Z Pu L Not used
30 P13/ANI3 CE-R O Z H L EEPROM chip enable output
31 P12/ANI2 PWB I Z Pu For PWB check mode activation
32 P11/ANI1 KEY2 I A Z Pu Main unit operation button input 2
Res FunctionI/O Det Ext Act INIT MO
Pin
No.
Pin Name
Symbol

Other manuals for Denon DRA-F101

Related product manuals