EasyManuals Logo

Intel MAX 10 FPGA User Manual

Intel MAX 10 FPGA
14 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #4 background imageLoading...
Page #4 background image
1.2 Summary of MAX 10 Device Features
Table 2. Summary of Features for MAX 10 Devices
Feature Description
Technology 55 nm TSMC Embedded Flash (Flash + SRAM) process technology
Packaging Low cost, small form factor packages—support multiple packaging
technologies and pin pitches
Multiple device densities with compatible package footprints for seamless
migration between different device densities
RoHS6-compliant
Core architecture 4-input look-up table (LUT) and single register logic element (LE)
LEs arranged in logic array block (LAB)
Embedded RAM and user flash memory
Clocks and PLLs
Embedded multiplier blocks
General purpose I/Os
Internal memory blocks M9K—9 kilobits (Kb) memory blocks
Cascadable blocks to create RAM, dual port, and FIFO functions
User flash memory (UFM) User accessible non-volatile storage
High speed operating frequency
Large memory size
High data retention
Multiple interface option
Embedded multiplier blocks One 18 × 18 or two 9 × 9 multiplier modes
Cascadable blocks enabling creation of filters, arithmetic functions, and image
processing pipelines
ADC 12-bit successive approximation register (SAR) type
Up to 17 analog inputs
Cumulative speed up to 1 million samples per second ( MSPS)
Integrated temperature sensing capability
Clock networks Global clocks support
High speed frequency in clock network
Internal oscillator Built-in internal ring oscillator
PLLs Analog-based
Low jitter
High precision clock synthesis
Clock delay compensation
Zero delay buffering
Multiple output taps
General-purpose I/Os (GPIOs) Multiple I/O standards support
On-chip termination (OCT)
Up to 830 megabits per second (Mbps) LVDS receiver, 800 Mbps LVDS
transmitter
External memory interface (EMIF)
1
Supports up to 600 Mbps external memory interfaces:
continued...
1 EMIF is only supported in selected MAX 10 device density and package combinations. Refer to
the External Memory Interface User Guide for more information.
1 MAX
®
10 FPGA Device Overview
MAX 10 FPGA Device Overview
4

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel MAX 10 FPGA and is the answer not in the manual?

Intel MAX 10 FPGA Specifications

General IconGeneral
BrandIntel
ModelMAX 10 FPGA
CategoryMotherboard
LanguageEnglish

Related product manuals