1.15 Configuration
Table 12. Configuration Features
Feature Description
Dual configuration • Stores two configuration images in the configuration flash memory (CFM)
•
Selects the first configuration image to load using the CONFIG_SEL pin
Design security • Supports 128-bit key with non-volatile key programming
• Limits access of the JTAG instruction during power-up in the JTAG secure mode
• Unique device ID for each MAX 10 device
SEU Mitigation • Auto-detects cyclic redundancy check (CRC) errors during configuration
• Provides optional CRC error detection and identification in user mode
Dual-purpose configuration
pin
• Functions as configuration pins prior to user mode
• Provides options to be used as configuration pin or user I/O pin in user mode
Configuration data
compression
• Decompresses the compressed configuration bitstream data in real-time during
configuration
• Reduces the size of configuration image stored in the CFM
Instant-on Provides the fastest power-up mode for MAX 10 devices.
Table 13. Configuration Schemes for MAX 10 Devices
Configuration Scheme Compression Encryption Dual Image
Configuration
Data Width
Internal Configuration Yes Yes Yes —
JTAG — — — 1
1.16 Power Management
Table 14. Power Options
Power Options Advantage
Single-supply device Saves board space and costs.
Dual-supply device • Consumes less power
• Offers higher performance
Power management
controller scheme
• Reduces dynamic power consumption when certain applications are in standby mode
• Provides a fast wake-up time of less than 1 ms.
1.17 Document Revision History for MAX 10 FPGA Device Overview
Date
Version Changes
February 2017 2017.02.21 • Rebranded as Intel.
December 2016 2016.12.20 • Updated EMIF information in the Summary of Features for MAX 10
Devices table. EMIF is only supported in selected MAX 10 device density
and package combinations, and for 600 Mbps performance, –6 device
speed grade is required.
• Updated the device ordering information to include P for leaded
package.
continued...
1 MAX
®
10 FPGA Device Overview
MAX 10 FPGA Device Overview
13