EasyManuals Logo
Home>Intel>Computer Hardware>SE7520JR2

Intel SE7520JR2 Technical Manual

Intel SE7520JR2
225 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #134 background imageLoading...
Page #134 background image
Platform Management Intel® Server Board SE7520JR2
Revision 1.0
C78844-002
134
5.3.16 mBMC Self Test
The mBMC performs various tests as part of its initialization. If a failure is determined (e.g.,
corrupt mBMC FRU, SDR, or SEL), the mBMC stores the error internally.
5.3.17 Messaging Interfaces
This section describes the supported mBMC communication interfaces:
Host SMS Interface via SMBus interface
LAN interface using the LOM SMBus
These specifications are defined in the following subsections.
5.3.17.1 Channel Management
The mBMC supports two channels:
System interface
802.3 LAN
Table 52: Suported Channel Assignments
Channel ID Media Type Interface Supports Sessions
1 802.3 LAN IPMB 1.0 Multi-sessions
2 System Interface IPMI-SMBus Session-less
5.3.17.2 User Model
The mBMC supports one anonymous user (null user name) with a settable password. The IPMI
Set User Password command is supported.
5.3.17.3 Request/Response Protocol
All of the protocols used in the above mentioned interfaces are Request/Response protocols. A
Request Message is issued to an intelligent device, to which the device responds with a
Response Message.
As an example, with respect to the IPMB interface, both Request Messages and Response
Messages are transmitted on the bus using SMBus Master Write transfers. In other words, a
Request Message is issued from an intelligent device acting as an SMBus master, and is
received by an intelligent device as an SMBus slave. The corresponding Response Message is
issued from the responding intelligent device as an SMBus master, and is received by the
request originator as an SMBus slave.
5.3.17.4 Host to mBMC Communication Interface
The host communicates with the mBMC via the System Management Bus (SMBus). The
interface consists of three signals:
SMBus clock signal (SCLH)

Table of Contents

Other manuals for Intel SE7520JR2

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel SE7520JR2 and is the answer not in the manual?

Intel SE7520JR2 Specifications

General IconGeneral
BrandIntel
ModelSE7520JR2
CategoryComputer Hardware
LanguageEnglish

Related product manuals