EasyManua.ls Logo

JVC SR-V101US - AUDIO BLOCK DIAGRAM; SYSTEM CONTROL BLOCK DIAGRAM

JVC SR-V101US
52 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
2-35 2-36
WF3
WF5 WF6
WF2
WF1
WF7
WF4
R
L
R
L
R
L
6
5
CN2001
CN2002
Q2051
Q2052-
Q2055
T2051
EQ
P
R
PRE AMP
REC ON
REC
VCA
DET
FILTER
FILTER
TRANS
OSC
POWER
SW
TO
SYSCON
30
+
-
2
1
A.MUTE
SP ON
A.MUTE(H)
N.REC(H)
A. ERASE
REC/PB
F. ERASE
5
6
A/C HEAD
21
N.REC_ST(H)
621379
EP
(
LP
)
ON
94
95
96
97
98
FULL ERASE HEAD
CN1
J2
REAR OUT
+
3
1
NOT
USED
2
1
IC2201
61
NORMAL OUT
62
NORMAL IN
2
53
LINE OUT
(
R
)
57
LINE OUT
(
L
)
FMA CH1
AUDIO HEAD
U.DRUM
CN1
FMA CH2
J7101
8
6
J7101
7
5
3
4
9
EXT1 IN
(
R
)
14
EXT1 IN
(
L
)
22
CH1
21
COM
24
CH2
48
SIF IN
36
MUTE CTL
Q2201- Q2204
MUTE
CONTROL
I2C CLK
I2C DATA
43
DATA
42
CLK
30
PB FM IN
H.REC_ST(H)
AUDIO
(
R
)
AUDIO
(
L
)
1
2
3
J1
REAR IN
AUDIO
(
R
)
AUDIO
(
L
)
R
L
10
15
EXT2 IN
(
R
)
EXT2 IN
(
L
)
MAIN
(
VIDEO/AUDIO
,
FMA/DEMOD, TERMINAL
)
FRONT
AUDIO IN
(
R
)
FRONT
AUDIO IN
(
L
)
PRE OUT
29
7
8
9
3
4
4
3
TO
TUNER
SIF
IC1
(VIDEO/N.AUDIO SIGNAL PROCESSOR)
POWER
SWITCH
POWER
AMP
FLY_REC_ST(H)
FLY_REC(H)
TRANS
OSC
POWER
SW
B2051
6
4
FULL_E.ON(H)
OPEN
59
RFC_OUT
RF_AUDIO
27
AFF
28
ENV
A.ENV/ND(L)
A.FF
TP2253
A.PB_FM
SW
Q2062
Q2063
Q2061
T2052
10
11
FLY.E
FLYING ERASE
Q401
Q402
Q403-
Q405
Q2001-
Q2003
9
10
11
12
13
14
9
10
11
12
13
14
WF3
WF5 WF6
WF2
WF1
WF7
WF4
R
L
R
L
R
L
6
5
CN2002
Q2051
Q2052-
Q2055
T2051
EQ
P
R
PRE AMP
REC ON
REC
VCA
DET
FILTER
FILTER
TRANS
OSC
POWER
SW
TO
SYSCON
30
+
-
2
1
A.MUTE
SP ON
A.MUTE(H)
N.REC(H)
A. ERASE
REC/PB
F. ERASE
5
6
A/C HEAD
21
N.REC_ST(H)
621379
EP
(
LP
)
ON
94
95
96
97
98
FULL ERASE HEAD
CN1
J2
REAR OUT
+
NOT
USED
2
1
IC2201
61
NORMAL OUT
62
NORMAL IN
2
53
LINE OUT
(
R
)
57
LINE OUT
(
L
)
FMA CH1
AUDIO HEAD
U.DRUM
CN1
FMA CH2
J7101
8
6
J7101
7
5
3
4
9
NC
NC
NOT USED
14
EXT1 IN
(
L
)
22
CH1
21
COM
24
CH2
48
SIF IN
36
MUTE CTL
Q2201- Q2204
MUTE
CONTROL
I2C CLK
I2C DATA
43
DATA
42
CLK
30
PB FM IN
H.REC_ST(H)
AUDIO
(
R
)
A
R
L
10
15
2
4
EXT2 IN
(
R
)
EXT2 IN
(
L
)
MAIN
(
VIDEO/AUDIO
,
FMA/DEMOD, TERMINAL
)
FRONT
AUDIO IN
(
R
)
FRONT
AUDIO IN
(
L
)
PRE OUT
29
7
8
9
4
3
TO
TUNER
SIF
IC1
(VIDEO/N.AUDIO SIGNAL PROCESSOR)
POWER
SWITCH
POWER
AMP
FLY_REC_ST(H)
FLY_REC(H)
TRANS
OSC
POWER
SW
B2051
6
4
FULL_E.ON(H)
59
RFC_OUT
RF_AUDIO
27
AFF
28
ENV
A.ENV/ND(L)
A.FF
TP2253
A.PB_FM
SW
Q2062
Q2063
Q2061
T2052
10
11
FLY.E
FLYING ERASE
Q401
Q402
Q403-
Q405
Q2001-
Q2003
9
10
11
12
13
14
9
10
11
12
13
14
Note:For the waveforms in this schematic diagram,refer to page 2-30.
AUDIO BLOCK DIAGRAM
+5V +5V
(
14.32MHz
)
CTL +
CTL -
MAIN
(
SYSCON
)
END SENSOR
REC SAFETY
CTL AMP OUT
TO
D.FF
CN2001
2
1
LSA
SYN_IN
LPF
VIDEO SECTION
(
ON SCREEN
)
V TO OSD
V FROM OSD
V. PULSE
V. PULSE
VIDEO/N. AUDIO
VIDEO ENVVIDEO ENV
X3001
CLOCK
SYSTEMMAIN
END
SENSOR
RESET
SWSAFETYRECS3001
SDA
SCL
5
6
(
SYSTEM CONTROL MICRO PROCESSOR
)
IC3001
LSB
LSA
LSC
TP4001
CTL. P
30
M
LSB
LSC
LSD
ENCODER
ROTARY
1
2
CN1
HEAD (+)CTL
HEAD (-)CTL
HEAD
HEADA/C
I2C DATA A/V
I2C CLK A/V
S-SUB
TO
17
18
23
24
50
49
47
I2C DATA A/V
I2C CLK A/V
D.FF
76
75
74
37
38
X OUT
XIN
Q3002
25
RESET
D3005
AL5.8V SYS
IC3003
I2C DATA
I2C CLK
I2C DATA
I2C CLK/TEST
IC3004
(
SERIAL MEMORY
)
43
27
A.MUTE(H)
14
FULL.E_ON(H)
N.REC_ST(H)
N.REC(H) N.REC(H)
N.REC_ST(H)
A.MUTE(H)
A.MUTE
(
H
)
TO
VIDEO/N. AUDIO
WF5
WF6
TO FMA/DEMOD
TO
TERMINAL
CAP.M FG
CAP.M F/R
CAP.M VCTL
LM F/R/S
DRUM PG/FG
DRUM VCTL
68
62
33
61
65
34
22
JSA
86
JSB
87
64
78
31
H.REC_ST(H)H.REC_ST(H)
28
A.FFA.FF
26
A.ENV/ND(L)A.ENV/ND(L)
81
32
15
20
CTL2
CTL3
SP_SHORT(H)
EP_SHORT(H)
19
TO ADV. JOG
CN7003
V_TO OSD
VIDEO_OUT
WF3
WF4
83
93
92
LSD
94
91
JS3001
4
3
2
5
6
1
4
9
10
11
12
12
21
12
10
4
11
9
1
DRUM MOTOR
58
57
3in1MDA/
CAP MOTOR
55
LOADING MOTOR
M
M
D PG+
D PG-
L1
L2
CAP.M FG
CAP.M F/R
CAP.M VCTL
LM F/R/S
DRUM PG/FG
DRUM VCTL
CN3001
WF1
WF2
PHOTO
SENSOR
PHOTO
SENSOR
PC3001
PC3002
1
2
SP FG
TU FG
I2C_CLK_A/V
I2C_DATA_AV
I2C_CLK_AV
I2C_DATA_AV
TO
S.SUB
S3002
S.CASSETTE SW
S.CASSETTE
1
3
CN7001
JSA
JSB
S.CASS(H)
TO
FMA/DEMOD
5
V_FROM_OSD
CTL1
11
CN501
12
5
0
3D DIGITAL/2M
11
CN1401
12
Note:For the waveforms in this schematic diagram,refer to page 2-30.
SYSTEM CONTROL BLOCK DIAGRAM
www.freeservicemanuals.info
World of Free Manuals

Table of Contents

Other manuals for JVC SR-V101US

Related product manuals