MIPI D-PHY Bandwidth Matrix Table
User Guide
© 2015-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
4 FPGA-UG-02041-1.1
Acronyms in This Document
A list of acronyms used in this document.
Field-Programmable Gate Array
High Speed; Horizontal Sync
Mobile Industry Processor Interface