EasyManua.ls Logo

Mitsubishi Electric MELSEC iQ-RJ71C24-R4 - Control Contents of DC Code Control; DC1;DC3 Transmission Control, DC1;DC3 Reception Control

Mitsubishi Electric MELSEC iQ-RJ71C24-R4
574 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
11 DATA COMMUNICATIONS USING DC CODE TRANSMISSION CONTROL
11.2 Control Contents of DC Code Control
239
11
11.2 Control Contents of DC Code Control
This control uses C24 transmission control data to inform a target device whether or not host station is ready to receive data
and the valid range of the transmitted/received data.
The four types of C24 DC code control shown below are available. These control functions can be used simultaneously.
DC1/DC3 transmission control
DC1/DC3 reception control
DC2/DC4 transmission control
DC2/DC4 reception control
DC1/DC3 transmission control, DC1/DC3 reception control
C24 informs the target device whether or not host station is ready to receive data by transmitting the DC1 and DC3 signals,
and checks whether or not the target device is ready to receive data by receiving the DC1 and DC3 signals.
DC1: Control data that notifies the target device that C24 is ready to receive data
DC3: Control data that notifies the target device that C24 is not ready to receive data
Ex.
DC1/DC3 transmission control and free OS area specification
The control contents and the free OS area specification are the same as those of the DTR control. (Page 237 C24 DTR
control contents and free OS area specification)
C24 operates as shown below depending on the capacity of free OS area.
Free area is 64 bytes (default) or less: DC3 transmission (reception disabled)
Free area is 263 bytes (default) or more: DC1 transmission (reception enabled)
Remarks
The receive data clear processing clears the data stored in the OS area. (The receive area on the buffer memory is not
cleared.) (Page 67 Receive data clear)
If more data is received when the free area of the above mentioned OS area is 0 bytes, an SIO error occurs and the data
received until a free area is available is ignored. At that time, the SIO signal is turned ON. (Page 466 Hardware
information communication error "SIO" occurs)
D
C
3
D
C
1
D
C
3
D
C
1
(Terminate) (Restart)...Continue
Target device
Data 1-1 Data 1-2
CPU module
Data 2-1 Data 2-2
(Terminate)
(Restart)...Continue
D
C
3
D
C
1
DataTarget device
Data
CPU module

Table of Contents

Other manuals for Mitsubishi Electric MELSEC iQ-RJ71C24-R4

Related product manuals