5-24 | ni.com
Chapter 5 Counters
Note If an active edge on the Gate and an active edge on the Aux does not occur
between sample clocks, an overrun error occurs.
For information about connecting counter signals, refer to the Default Counter/Timer Routing
section.
Counter Output Applications
The following sections list the various counter output applications available on the cDAQ
controller:
• Simple Pulse Generation
• Pulse Train Generation
• Frequency Generation
• Frequency Division
• Pulse Generation for ETS
Simple Pulse Generation
Refer to the following sections for more information about the cDAQ controller simple pulse
generation options:
• Single Pulse Generation
• Single Pulse Generation with Start Trigger
Single Pulse Generation
The counter can output a single pulse. The pulse appears on the Counter n Internal Output signal
of the counter.
You can specify a delay from when the counter is armed to the beginning of the pulse. The delay
is measured in terms of a number of active edges of the Source input.
You can specify a pulse width. The pulse width is also measured in terms of a number of active
edges of the Source input. You also can specify the active edge of the Source input (rising or
falling).
Figure 5-26 shows a generation of a pulse with a pulse delay of four and a pulse width of three
(using the rising edge of Source).
Figure 5-26. Single Pulse Generation
To Next Page
Loading...
Need help?
General
