EasyManua.ls Logo

Rockchip RK3288 - Page 48

Default Icon
115 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RK3288 Hardware Design Guide
For the topological structure which has branches, such as DDR3, place a NC resistor
0402 between DDR_CLK and DDR_CLKn, and it should be placed close to the branch
point of DDR clock trace as possible.
Fig 8-6
VCC_DDRC is turned off by MOS Transistor in order to reduce power consumption in
deep sleep, as shown in Fig 8-7. In LPDDR2/3 mode, a N MOS Transistor Q3100
should be added to avoid low-voltage1.2Vpower supply for VCC_DDRC, which will
block transmission of MOS as shown in Fig 8-8.
Fig 8-7